Epson 6200A - page 27

S1C6200/6200A CORE CPU MANUAL EPSON 21

3 INSTRUCTION SET

B

1

A

1

0

1

0

1

0

1

9

1

0

1

0

1

8

1

0

1

0

1

0

1

0

1

0

1

7

1

0

1

e7

1

e7

0

1

0

1

0

1

6

0

1

0

1

0

e6

0

e6

1

0

1

5

1

0

r1

0

1

0

e5

0

e5

1

r1

0

4

0

1

0

1

r0

0

1

0

1

0

1

0

e4

1

e4

0

1

r0

1

3

n3

i3

r1

0

1

0

1

0

1

0

e3

0

1

0

e3

i3

r1

i3

r1

1

i3

r1

1

0

1

0

2

n2

i2

r0

1

0

1

0

1

0

e2

1

0

e2

i2

r0

i2

r0

0

1

i2

r0

0

1

0

1

n1

i1

q1

r1

e1

r1

e1

i1

q1

i1

q1

1

i1

q1

1

r1

0

1

0

1

0

n0

i0

q0

r0

e0

r0

e0

i0

q0

i0

q0

1

i0

q0

0

r0

1

0

1

A, Mn

B, Mn

Mn, A

Mn, B

r, i

r, q

r, SPH

r, SPL

r, XH

r, XL

r, XP

r, YH

r, YL

r, YP

SPH, r

SPL, r

XH, r

XL, r

XP, r

X, e

YH, r

YL, r

YP, r

Y, e

MX, i

r, q

MY, i

r, q

r

r, i

r, q

F

r

XH

XL

XP

YH

YL

YP

LD

LDPX

LDPY

NOP5

NOP7

NOT

OR

POP

IDZC

↑

5

7

5

A

←

M(n3~n0)

B

←

M(n3~n0)

←

A

M(n3~n0)

←

B

r

←

i3~i0

r

←

q

r

←

SPH

r

←

SPL

r

←

XH

r

←

XL

r

←

XP

r

←

YH

r

←

YL

r

←

YP

SPH

←

r

SPL

←

r

XH

←

r

XL

←

r

XP

←

r

XH

←

e7~e4, XL

←

e3~e0

YH

←

r

YL

←

r

YP

←

r

YH

←

e7~e4, YL

←

e3~e0

M(X)

←

i3~i0, X

←

X+1

r

←

q, X

←

X+1

M(Y)

←

i3~i0, Y

←

Y+1

r

←

q, Y

←

Y+1

No operation (5 clock cycles)

No operation (7 clock cycles)

r

←

r

←

rVi3~i0

r

←

rVq

F

←

M(SP), SP

←

SP+1

r

←

M(SP), SP

←

SP+1

XH

←

M(SP), SP

←

SP+1

XL

←

M(SP), SP

←

SP+1

XP

←

M(SP), SP

←

SP+1

YH

←

M(SP), SP

←

SP+1

YL

←

M(SP), SP

←

SP+1

YP

←

M(SP), SP

←

SP+1

↓

47

48

51

52

53

54

55

56

57

58

57

59

60

59

49

50

61

62

63

64

65

66

67

Page Operand Clock

Operation Code Flag

Mne-

monic Operation

↑

↓

↑

↓

↑

↓

Contents

Main NOTICE SEIKO EPSON CORPORATION 2001, All rights reserved. Configuration of product number Devices S1 C 60N01 F 0A01 Development tools S5U1 C 60R08 D1 1 00 Page S1C6200/6200A Core CPU Manual CONTENTS 1D 2M 3I B. INSTRUCTION INDEX ______________________________________ 87 Page 1D 1.1 System Features 1.2 Instruction Set Features 1.3 Differences between S1C6200 and S1C6200A 1 DESCRIPTION S1C6200 CORE CPU 8-bit address bus13-bit address bus Fig. 1.1 Block diagram 4-bit data bus S1C6200/6200A CORE CPU MANUAL EPSON 3 2M Fig. 2.1.1 Program memory configuration (within bank) PCB (between banks) 2.1 Program Memory (ROM) 2.1.1 Program counter block 2.1.2 Flags 2.1.3 Jump instructions 2.1.4 PSET with jump instructions 2.1.5 Call instructions 2.1.6 PSET instruction 2.1.7 CALZ instruction Fig. 2.1.7.1 The use of the CALZ instruction Bank 0 Page 0 EEE.................... RET 2.1.8 RET and RETS instructions Bank 0 Page 0 Program memory PSET CALL LD LD Bank 0 Page 10 Program memory DDD.................... RET RETS 2.2 Data Memory (within page) (page specification) 4-bit data Memory or I/O Register area Index register IY Stack pointer SP Register pointer RP 2.3 ALU (Arithmetic Logic Unit) and Registers Operation Instruction ADD ADC SUB SBC AND OR XOR CP FAN RRC RLC NOT 2.3.1 D (decimal) flag and decimal operations 2.3.2 A and B registers 2.4 Timing Generator 5-clock/7-clock instructions 12-clock instructions 2.4.1 HALT and SLP (sleep) modes 2.5 Interrupts 2.5.1 Interrupt vectors 2.5.2 I (interrupt) flag 2.5.3 Operation during interrupt generation Fig. 2.5.3.1 Interrupt timing during execution S1C6200/6200A CORE CPU MANUAL EPSON 13 S1C6200 S1C6200A Fig. 2.5.3.2 Interrupt timing in the HALT mode Fig. 2.5.3.3 Interrupt timing in SLEEP mode Fig. 2.5.3.4 Interrupt timing with PSET System clock CPU clock Status Instruction S1C6200/6200A S1C6200 2.5.4 Initial reset On reset, the registers and flags are set as shown in Table 2.5.4.1. Table 2.5.4.1 Reset value 3I 3.1 Instruction Indices a. Index by function b. Index in alphabetical order c. Index by operation code 3.1.1 By function Page Page 3.1.2 In alphabetical order Page Page 3.1.3 By operation code Page Page 3.2 Operands n n 3.3 Flags 1. Carry flag 3.4 Instruction Types (I) (II) (III) (IV) ACPX MX,r ACPY MY,r ADC r,i ADC r,q ADC XH,i ADC XL,i ADC YH,i ADC YL,i ADD r,i ADD r,q AND r,i AND r,q CALL s CALZ s CP r,i CP r,q CP XH,i CP XL,i CP YH,i CP YL,i DEC Mn DEC SP Decrement memory DI EI FAN r,i FAN r,q INC Mn HALT Increment stack pointer by 1INC SP INC X INC Y JPBA JP C,s JP NC,s JP NZ,s JP s JP Z,s LBPX MX,e LD A,Mn LD B,Mn LD Mn,A LD Mn,B LDPX MX,i LDPX r,q LDPY MY,i LDPY r,q LD r,i LD r,q LD r,SPH LD r,SPL LD r,XH LD r,XL LD r,XP LD r,YH LD r,YL LD r,YP LD SPH,r LD SPL,r LD X,e LD XH,r LD XL,r LD XP,r LD Y,e LD YH,r LD YL,r LD YP,r NOP5 NOP7 NOT r OR r,i OR r,q POP F POP r POP XH = XH POP XL = XL POP XP POP YH = YH POP YL POP YP = YP PSET p PUSH F PUSH r = r-register PUSH XH PUSH XL PUSH XP PUSH YH PUSH YL PUSH YP = YP RCF RDF RET RETD e Load immediate data e to memory, and increment X by 2, then return RETS RLC r RRC r r-register C RST F,i Cd r-register CC RZF SBC r,i SBC r,q SCF SCPX MX,r SCPY MY,r SDF SET F,i SLP SUB r,q SZF XOR r,i XOR r,q ABBREVIATIONS APPENDIX A. S1C6200A (ADVANCED S1C6200) CORE CPU A1 Outline of Differences A2 Detailed Description of the Differences A2.1 Initial reset A2.2 Interrupt Operation during interrupt issuance b) At HALT mode c) During "PSET" instruction execution Fig. A2.2.1 Timing chart of S1C6200A interrupt a) During instruction execution Clock Status Instruction System clock CPU clock Status Instruction <Reference 1> Writing on the interrupt mask register during EI <Reference 2> Reading the interrupt factor flag during EI Page L N O P P R S X International Sales Operations AMERICA EUROPE ASIA