RTC - 4543 SA/SB
3. Pin Connections
|
|
| RTC - 4543SA | 14 | FOUT |
|
|
| RTC - 4543SB |
|
| ||||||||
1 | GND |
|
|
|
|
|
| 1 | N.C | 1 |
|
|
|
| 18 | 18 N.C | |||
2 | N.C | 1 |
|
|
|
| 14 | 13 | N.C | 2 | N.C |
|
|
|
| 17 N.C | |||
|
|
|
|
|
|
|
|
|
| ||||||||||
|
|
|
|
|
|
|
|
| |||||||||||
|
|
|
|
|
|
|
|
|
| ||||||||||
3 | CE |
|
|
|
|
|
| 12 | N.C | 3 | N.C |
|
|
|
|
|
| 16 N.C | |
|
|
|
|
|
|
|
|
|
|
|
| ||||||||
|
|
|
|
|
|
|
|
|
|
|
| ||||||||
|
|
|
|
|
| 4 | N.C |
|
|
|
|
|
| 15 | N.C | ||||
4 | FSEL |
|
|
|
|
|
| 11 | DATA |
|
|
|
|
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
| ||||||||
|
|
|
|
|
| 5 | FOE |
|
|
|
|
|
| 14 | VDD | ||||
|
|
|
|
|
|
|
|
|
|
|
| ||||||||
|
|
|
|
|
|
|
|
|
|
|
| ||||||||
|
|
|
|
|
|
|
|
|
|
|
| ||||||||
5 | WR |
|
|
|
|
|
| 10 | CLK | 6 | WR |
|
|
|
|
|
| 13 | N.C |
|
|
|
|
|
|
|
|
|
|
|
| ||||||||
|
|
|
|
|
|
|
|
|
|
|
| ||||||||
|
|
|
|
|
|
|
|
|
|
|
| ||||||||
6 | FOE | 7 |
|
|
|
| 8 | 9 | VDD | 7 | FSEL |
|
|
|
|
|
| 12 | CLK |
|
|
|
|
|
|
|
|
|
| ||||||||||
|
|
|
| 8 CE | 9 |
|
|
|
| 10 11 DATA | |||||||||
|
|
|
|
|
|
|
| ||||||||||||
7 | N.C |
|
|
|
|
|
| 8 | N.C |
|
|
|
| ||||||
|
| SOP - 14pin | 9 | GND |
|
|
|
|
|
| 10 FOUT | ||||||||
|
|
| SOP - 18pin | ||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
4. Pin Functions
Signal | Pin No. | I/O | Function | |
|
|
| ||
|
|
|
| |
GND | 1 |
| Connects to negative | |
( 9 ) |
| |||
|
|
| ||
| 3 |
| Chip enable input pin. | |
| Input | When high,the chip is enabled. When low,the DATA pin goes to | ||
CE | ( 8 ) | high impedance and the CLK,DATA,and WR pins are not able to | ||
| ||||
|
|
| accept input.In addition, when low,the TM bit is cleared. | |
| 4 |
| Serect the frequency that is output from the FOUT pin. | |
FSEL | Input | High : 1 Hz | ||
( 7 ) | ||||
|
| Low : 32.768 kHz | ||
|
|
| ||
| 5 |
| DATA pin input/output switching pin. | |
WR | Input | High : DATA input (when writing the RTC) | ||
( 6 ) | ||||
|
| Low : DATA output (when reading the RTC) | ||
|
|
| ||
| 6 |
| When high, the frequency selected by the FSEL pin is output from | |
FOE | Input | the FOUT pin. | ||
( 5 ) | ||||
|
| When low, the FOUT pin goes to high impedance. | ||
|
|
| ||
VDD | 9 |
| Connects to positive (+) side of the power supply. | |
( 14 ) |
| |||
|
|
| ||
| 10 |
| Serial clock input pin. | |
CLK | Input | Data is gotten at the rising edge during a write, and data is output | ||
( 12 ) | ||||
|
| at the rising edge during a read. | ||
|
|
| ||
DATA | 11 | Input/outout pin that is used for writing and reading data. | ||
( 11 ) | ||||
|
|
| ||
| 14 |
| Outputs the frequency selected by the FSEL pin. 1 Hz output is | |
FOUT | Output | synchronized with the internal | ||
( 10 ) | ||||
|
| This output is not affected by the CE pin. | ||
|
|
| ||
| 2,7,8,12,13 |
| Although these pins are not connected internally,they should | |
N.C. | ( 1,2,3,4,13, |
| always be left open in order to obtain the most stable oscillation | |
| 15,16,17,18 ) |
| possible. |
* Always connect a passthrough capacitor of at least 0.1 ∝ F as close as possible between VDD and GND.
Page - 2 | MQ - 252 - 03 |