Intel® IQ31244 Customer Reference Board
2.1PAL Arbitration Circuit
The IQ31244 provides a Programmable Analog Logic (PAL) arbitration circuit on the primary
Table 7. Rotation Scheme of the PAL Arbitration Circuit
Priority |
| Description |
|
|
|
Host | Intel® 80321 | I/O Processor |
0 | Intel® 31154 133 MHz PCI Bridge | |
1 | Expansion slot | |
|
|
|
2 | Intel® 82546 |
When an agent is “skipped”, priority is not returned to that agent until the next passing cycle. This means that the agent is dropped from the highest priority to the lowest priority.
The arbiter has a
When the PCI bus arbiter receives a request for the bus and there are currently no active transactions on the bus, the arbiter immediately grants ownership to the requester.
When two or more requests are active, the bus is granted to the requester with the higher priority. This approach ensures that all requesters are able to gain access to the bus in a reasonable time and that a
The arbiter also implements bus parking. After a transaction is complete, if there are no requests for the bus, the arbiter parks the bus at the last owner. When that device wishes to begin another PCI transaction, it may do so without first requesting the bus. When another device requests the bus, the arbiter can immediately remove bus ownership from the idle device where it is parked. After reset or
Highest arbitration priority is given to the host immediately succeeding the bus owner, active or parked. Bus ownership is passed to the host with the
User’s Manual | 15 |