USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
4.5.3EEPROM Timing
The following specifies the EEPROM timing requirements for LAN9512:
|
|
|
| tcsl |
|
| EECS |
|
|
|
|
| tckcyc |
| tcklcsl |
|
|
| tcshckh tckh tckl |
|
|
| |
| EECLK |
|
|
|
|
| tdvckh | tckhdis | tckldis |
|
|
|
|
|
| ||
| EEDO |
|
|
|
|
| tdsckh | tdhckh |
|
|
|
| EEDI |
|
|
|
|
| tcshdv |
| tdhcsl |
|
|
EEDI (VERIFY) |
|
|
|
| |
| Figure 4.1 EEPROM Timing |
|
|
| |
| Table 4.5 EEPROM Timing Values |
|
|
| |
SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
tckcyc | EECLK Cycle time | 1110 |
| 1130 | ns |
tckh | EECLK High time | 550 |
| 570 | ns |
tckl | EECLK Low time | 550 |
| 570 | ns |
tcshckh | EECS high before rising edge of EECLK | 1070 |
|
| ns |
tcklcsl | EECLK falling edge to EECS low | 30 |
|
| ns |
tdvckh | EEDO valid before rising edge of EECLK | 550 |
|
| ns |
tckhdis | EEDO disable after rising edge EECLK | 550 |
|
| ns |
tdsckh | EEDI setup to rising edge of EECLK | 90 |
|
| ns |
tdhckh | EEDI hold after rising edge of EECLK | 0 |
|
| ns |
tckldis | EECLK low to data disable (OUTPUT) | 580 |
|
| ns |
tcshdv | EEDIO valid after EECS high (VERIFY) |
|
| 600 | ns |
tdhcsl | EEDIO hold after EECS low (VERIFY) | 0 |
|
| ns |
tcsl | EECS low | 1070 |
|
| ns |
SMSC LAN9512 | 43 | Revision 1.0 |
| DATASHEET |
|