Overview
(30) CLOCK OUT | This connector is used for internal clock output. The output |
Connector | level is 1 V with a 50 W termination. |
|
|
(31) CH1 MARKER 2 OUT | The CH1 MARKER 2 OUT connector provides a |
Connector | CH1 marker 2. The output level is 2.5 V with a 50 W |
| termination. |
|
|
(32) CH2 MARKER 2 OUT | The CH2 MARKER 2 OUT connector provides a |
Connector (Option 02) | CH2 marker 2. The output level is 2.5 V with a 50 W |
| termination. |
|
|
(33) CLOCK IN Connector | This connector is used for external clock input. This connector |
| allows external clock signals with a maximum input voltage of |
| ±2 V into a nominal 50 W input impedance. |
|
|
(34) CH1/CH2 DIGITAL | These connectors are used to output CH1/CH2 digital data. |
DATA OUT Connector | The output impedance will be at the TTL level at 50 W with no |
(Option 04) | termination. For details, see Appendix A •Option 04." |
|
|
(35) CH1 DIGITAL DATA | This connector provides digital data differential ECL output. It |
OUT Connector (Option 03) | is mounted in the fourth slot from the top. For details, see |
| Appendix A •Option 03." |
|
|
2 "12 | AWG2021 User Manual |