PicoBlaze Circuit Diagram

PicoBlaze provides the user interface and performs

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the calculations required to generate the 32-bit DDS

 

 

 

 

 

 

 

 

 

 

 

‘JTAG_loader’ allows rapid

 

 

 

control word ‘N’ and 5-bit DDS scaling word ‘D’.

 

 

 

 

 

 

 

 

 

 

 

PicoBlaze code development.

Hint – The ‘fg_ctrl.psm’ file contains significant

 

 

 

 

 

 

 

 

 

 

 

 

program_rom

 

 

 

 

 

 

comments to explain the operations and calculations

 

 

 

 

 

 

 

 

 

 

 

 

 

 

fg_ctrl

 

 

 

 

 

 

that the PicoBlaze program is performing to

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

proc_reset

JTAG

 

 

 

 

generate ‘N’ and ‘D’ from the BCD value displayed

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

instruction

 

 

 

 

on the LCD.

 

lcd(7)

 

 

 

 

 

 

 

reset

 

 

 

 

 

 

 

clk

 

address

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

lcd(6)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

kcpsm3_

 

 

 

 

 

 

 

 

 

 

 

 

 

instruction

 

 

 

 

 

 

 

lcd(5)

 

 

 

 

 

 

 

address

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

lcd(4)

 

 

 

 

 

 

 

 

 

 

 

 

 

processor

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

kcpsm3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

rotary_press

 

 

rotary_press_in

 

 

input_ports

 

 

 

 

instruction

 

address

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

out_port

 

 

 

 

 

 

 

 

 

 

 

in_port

 

in_port

 

 

out_port

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

write_strobe

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

50MHz clock to all items on this page

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

read_strobe

read_strobe

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

port_id

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

clk

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

reset

 

 

port_id

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

interrupt

interrupt

interrupt_ack

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

clk

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

clk

 

 

 

 

 

 

 

 

 

 

rotary_filter & direction

 

 

 

interrupt_control

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

See reference

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

rotary_a

design called

rotary_left

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

‘Rotary Encoder

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

rotary_b

Interface for

rotary_event

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

interrupt_ack

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Spartan-3E Starter

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Kit’ for details of

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

this section.

 

 

 

 

 

 

Vcc

 

 

 

 

 

* StrataFLASH memory

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

strataflash_oe

 

*

must be disabled to

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

prevent interference with

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

strataflash_ce

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

*

the LCD display.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

strataflash_we

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

*

 

 

 

 

 

 

 

 

Frequency Generator for the Spartan-3E Starter Kit 8

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

output_ports

7

write_strobe

6

5

4

3

2

1

led(7)

led(6)

led(5)

led(4)

led(3)

led(2)

led(1)

led(0)

bidirectional

LCD data

lcd(7)

lcd(6)

lcd(5) lcd(4)

lcd_rs lcd_rw

lcd_e

[4:0] dds_scaling_word

 

 

D

 

[31:24]

 

 

 

 

[23:16]

 

 

 

 

 

 

 

dds_control_word

 

 

 

 

 

 

[15:8]

N

 

 

 

 

 

 

 

[7:0]

 

 

 

 

 

 

 

Page 7 Page 9
Page 8
Image 8
Xilinx Frequency Generator manual PicoBlaze Circuit Diagram, On the LCD
Page 7 Page 9

Frequency Generator specifications

The Xilinx Frequency Generator is a versatile and robust solution designed for a variety of applications requiring precise frequency generation and control. This device capitalizes on Xilinx's proven technology in programmable logic, enabling engineers to implement custom frequency generation schemes tailored to specific application needs.

One of the main features of the Xilinx Frequency Generator is its flexible frequency range. It supports a wide spectrum of frequencies, making it suitable for applications in telecommunications, aerospace, automotive, and industrial automation. The ability to generate frequencies from kilohertz to gigahertz opens up possibilities for diverse scenarios, such as clock generation, signal synthesis, and modulation tasks.

Another significant characteristic of this frequency generator is its programmability. Leveraging Xilinx's FPGA architecture, users can easily configure and program the frequency generator to meet changing requirements. This programmability allows for rapid prototyping and design iterations, enabling engineers to achieve optimal configurations with minimal downtime.

The device also employs advanced phase-locked loop (PLL) technology, ensuring excellent stability and low phase noise. PLLs enable the generation of output frequencies that are phase-coherent with an input signal, which is critical for applications requiring precise synchronization. This feature is especially beneficial in communication systems, where accurate timing and frequency stability are essential.

Furthermore, the Xilinx Frequency Generator supports multiple output formats, including sinusoidal, square, and triangle waves. This versatility in signal output enhances its usability across different applications, allowing for easy integration into existing systems.

Another innovative aspect of this frequency generator is its integration with Xilinx's software tools, such as Vivado and ISE. These tools facilitate the design, simulation, and implementation of frequency generation strategies, enhancing productivity and ensuring robustness in design processes.

In addition, the frequency generator's power efficiency is noteworthy. By employing cutting-edge low-power design techniques, it reduces energy consumption without compromising performance, making it an ideal choice for battery-powered or energy-sensitive applications.

All in all, the Xilinx Frequency Generator exemplifies cutting-edge technology in frequency generation, offering flexible configuration, excellent stability, and user-friendly integration, making it a compelling choice for engineers across various industries seeking a reliable frequency generation solution.
Top Page Image Contents