Intel ETX CD manual Super I/O Controller Options, IRQ4

Page 72

10 BIOS Operation

Super I/O Controller Options

Feature

Option

Description

				Auto
	Onboard LPT			Enabled			Enables/disables the Parallel Port
				Disabled
	Serial Port A			Enabled			Enables/disables serial port A; Auto: will be
				Disabled			Enables/disables serial port A; Auto: will be
				Disabled			initialized when detected
				Auto			initialized when detected
				Auto
	Base I/O address			3F8			Base I/O address of COM port A
	Base I/O address			2F8			Base I/O address of COM port A
				2F8
	Interrupt			IRQ3			Selects interrupt of COM port A
	Interrupt			IRQ4			Selects interrupt of COM port A
				IRQ4
	Serial Port B			Enabled			Enables/disables serial port A; Auto: will be
				Disabled			Enables/disables serial port A; Auto: will be
				Disabled			initialized when detected
				Auto			initialized when detected
				Auto
				Normal
	Mode			IR			Sets the mode for COM port B
				ASK-IR
	Base I/O address			3F8			Base I/O address of COM port B
	Base I/O address			2F8			Base I/O address of COM port B
				2F8
	Interrupt			IRQ3			Selects interrupt of COM port B
	Interrupt			IRQ4			Selects interrupt of COM port B
				IRQ4
	External FDC			Disabled			Enables/disables external Floppy Disk
	External FDC			Auto			Controller
				Auto			Controller
	Serial Port C			Disabled			Enables/disables external COM port C
	Serial Port C			Auto			Enables/disables external COM port C
				Auto
	Serial Port D			Disabled			Enables/disables external COM port D
	Serial Port D			Auto			Enables/disables external COM port D
				Auto
	External LPT			Disabled			Enables/disables external Parallel Port
	External LPT			Auto			Enables/disables external Parallel Port
				Auto

Kontron User's Guide ETX CD

72

Image 72

Contents ETX CD Document Revision All not approved entries are markedThis page intentionally left blank Table of Contents Connector X4 IDE 1, IDE 2, Ethernet, Miscellaneous Kontron Users Guide ETX CD10.1 10.210.2.1 10.3User Information Technical Support Asia Europe North/South AmericaIntroduction ETX-CDIntroduction 2x Serial ATA Sata 1x Parallel ATA IDEETX Documentation ETX BenefitsSpecifications Functional SpecificationsSystem Memory Serial Digital Video Output Sdvo Intel 945GMPCI 32 Intel ICH7 Enhanced Intelligent Drive Electronics Eide Intel ICH7Bios Phoenix, 1MB Flash-BIOS in Firmware Hub Flash Memory AC ’97 Audio Intel 945GMTrustes Platform Module TPM Block diagram Mechanical Specifications Electrical SpecificationsPower Consumption Windows XP SP2 Cmos Battery Power ConsumptionETX-CD Core Duo Processor T2500 Environmental Specifications TemperatureMtbf HumiditySpecifications ETX connectors Connector LocationsGeneral Signal Description ETX connectorsConnector X1 PCI bus, USB, Audio Pin SignalConnector X1 Signal Levels Pin 1-50 Power PCI USB AudioPin Signal Description Type Termination Comment Pin 51-100 Power PCI USB Audio Pin Signal DescriptionType Termination Comment Connector X1 Signal Description 3V Power Supply for External ComponentsPCI Bus AudioConnector X2 ISA Bus Connector X2 Signal Levels Pin 1-50 Power ISAPin 51-100 Power ISA Connector X2 Signal Description ISA Bus SlotFlat-Panel Interfaces Lvds Interface Pinout JiliParallel Port Mode Pinout Floppy Support Mode Pinout Parallel Port / Floppy InterfacesDCD1# SLCT# WGATE# DSR1# Msclk CTS1# Msdat TXD1 Kbclk Connector X3 Signal Levels Pin 1-50 Power VGA LcdtvPin 51-100 Power COM LPT Floppy KB/MS/IR Connector X3 Signal Description VGA OutputSerial Ports 1 PS/2 KeyboardIrDA Parallel PortFloppy Connector X4 Subsystems Connector X4 IDE 1, IDE 2, Ethernet, MiscellaneousConnector X4 Signal Levels Pin 1-50Power IDE Ethernet Power control MiscPin Signal Description Type Connector X4 Signal Description Power ControlPower Management IDE PortsFeature Connector J11 Sdvo Connector and Flat Foil CableSdvo Output Miscellaneous CircuitsBios Requirements Pinout Feature Connector J11Pin Pin on ETX-CD Description Reserved Special Features Watchdog TimerSpecial Features ConfigurationHeatspreader Dimensions Design ConsiderationsThermal Management Design ConsiderationsPage I/O Apic vs 8259 PIC Interrupt mode Important Technology InformationThermal Monitor and Catastrophic Thermal Protection Processor Performance Control SummaryActive Cooling ETX-CD onboard Fan connector Schematics of Fan controlPassive Cooling Critical Trip PointLocation and Pinout of Fan connector J6 Pinout Kontron Users Guide ETX CDBios Settings Electrical characteristicsVcc = Imax continuous = 68 a Imax pulsed = Acpi Suspend Modes and Resume Events Processor Clock ThrottlingPage 8259 PIC mode System ResourcesInterrupt Request IRQ Lines Direct Memory Access DMA Channels Apic modeUsed For Available Available for PCI Comment Memory Area I/O Address MapPeripheral Component Interconnect PCI Devices Inter-IC I2C BusJILI-I2C Bus Limitations ISA BusWindows LimitationsBios Operation Determining the Bios VersionSetup Guide Start Phoenix Bios Setup UtilitySelecting an Item Displaying SubmenusItem Specific Help Window General Help WindowBios Setup Menus Info ScreenDisabled Main MenuIDE Channels Submenu AutoAdvanced Advanced Chipset Control Feature bit to always return CPU ControlDefault Chipset controlIntegrated Video DvmtISA Options PCI/PNP Configuration OtherPCI/PNP ISA UMB Region Exclusion PCI/PNP ISA IRQ Resource Exclusion Cache Memory Write ProtectDevice Configuration Lan Options Super I/O Controller Options IRQ4USB ports Console Redirection Keyboard Features Submenu 30/secHardware Monitor Watchdog Settings Display Control CRT + LFPMiscellaneous Submenu Security Menu Power Menu YesCPU Thermal Control Circuit PORBoot Menu Feature Option DescpriptionFeature Description Exit MenuUpdating or Restoring Bios Cannot flash when memory managers are presentPreventing Problems When Updating or Restoring Bios Appendix a Jida Standard Jida InformationAppendix a Jida Standard 12.1.1 ISA, Standard PS/2 Connectors Appendix B PC Architecture InformationBuses 12.1.2 PCI/104Ports 12.2.1 RS-232 SerialSerial ATA 12.2.3 USBKontron Users Guide ETX CD Appendix C Document Revision Appendix C Document RevisionRev. Date Author Changes