Intel 281786-002 manual Peripheral Component Interconnect PCI Pciset, 82438FX Triton Data Path TDP

Page 7

PERIPHERAL COMPONENT INTERCONNECT (PCI) PCISET

The Intel Triton 82430FX PCIset consists of the 82437FX Triton System Controller (TSC), two 82438FX Triton Data Path (TDP) devices, and one 82371FB PCI ISA/IDE Accelerator (PIIX) bridge chip. The Triton PCIset provides the following

functions:

 

∙ CPU interface control

∙ Interface between the PCI bus and ISA bus

∙ Integrated L2 write-back cache controller

∙ Integrated fast IDE interface

– Pipelined Burst or standard SRAM

– Support for up to 4 devices

– 256kB or 512kB Direct Mapped

– PIO Mode 4 transfers up to 16MB/sec

– Integrated Tag Status Bits

– Integrated 8 x 32-bit buffer for PCI IDE burst

∙ Integrated DRAM controller

transfers

– 64-bit path to Memory

∙ Enhanced Fast DMA controller

– Support for EDO and Fast Page DRAM

∙ Interrupt controller and steering

– 4 MB to 128 MB main memory

∙ Counters/Timers

∙ Fully synchronous PCI bus interface

∙ SMI interrupt logic and timer with Fast On/Off mode

–25/30/33 MHz

–PCI to DRAM > 100 Mbytes/sec

–PCI to DRAM posting of 12 Dwords

–5 Dword buffers for CPU-PCI write posting

–4 Dword buffers for PCI to Memory bus master cycles

–Support for up to 5 PCI masters

82437FX TRITON SYSTEM CONTROLLER (TSC)

The 82437FX provides all control signals necessary to drive a second level cache and the DRAM array, including multiplexed address signals. It also controls system access to memory and generates snoop controls to maintain cache coherency. The TSC comes in a 208 pin QFP package.

82438FX TRITON DATA PATH (TDP)

There are two 82438FX components which provide data bus buffering and dual port buffering to the memory array. Controlled by the 82437FX, the 82438FX devices add one load each to the PCI bus and perform all the necessary byte and word swapping required. Memory and I/O write buffers are included in these devices. The TDP devices are 100 pin QFP packages.

82371FB PCI ISA/IDE ACCELERATOR (PIIX)

The 82371FB provides the interface between the PCI and ISA buses and integrates a dual channel fast IDE interface capable of supporting up to 4 devices, seven 32-bit DMA channels, five 16-bit timer/counters, two eight-channel interrupt controllers, PCI-to-AT interrupt mapping circuitry, NMI logic, ISA refresh address generation, and PCI/ISA bus arbitration circuitry. The PIIX comes in a 208-pin QFP package.

TRITON DESIGN CONSIDERATIONS

Triton Memory Hole Limitation

Due the design of the Triton chipset, only one memory hole can be active at a time. The user can not set the Base Memory size to 512 KB and enable the ISA LFB at the same time.

Triton PCI Hold Time Requirement

The Triton chipset provides less hold time than the earlier Neptune and Mercury chipsets on the PCI address and data lines, but still is within the PCI specification. (The PCI specification calls out a 0 ns minimum hold time.) Some PCI expansion cards do not meet this requirement, and in fact require more hold time than the Triton chipset provides. Disabling PCI write bursting will sometimes enable these cards to function.

Advanced/ZP Technical Product Summary ∙Page 7

Page 6 Page 8
Image 7
Page 6 Page 8
Contents Advanced/ZP Baby-AT Board Table of Contents ADVANCED/ZP Form Factor IntroductionJUMPERS/SWITCHES Baseboard DimensionsMounting Hole Placement Front Panel ConnectorsSecond Level Cache Board Level FeaturesPerformance Upgrade CPUPCI 3.3 Volt Capabilities System MemoryEDO Dram Expansion Slots82371FB PCI ISA/IDE Accelerator Piix Peripheral Component Interconnect PCI Pciset82437FX Triton System Controller TSC 82438FX Triton Data Path TDPKeyboard Interface Real Time CLOCK, Cmos RAM and BatteryIDE Support National Semiconductor 87306 Super I/O ControllerFlash Implementation System BiosBios Upgrades Irda Infrared SupportISA Plug & Play Setup UtilityPCI AUTO-CONFIGURATION Power ManagementConnectors Security FeaturesBack Panel Connections Power ConsumptionConnections Watts CurrentRTC Battery Appendix a − User-Installable UpgradesSimm 1,2 Bank Simm 3,4 Bank Total System Memory Appendix B − Jumpers and Switches ISA BUS Speed Switch Processor Voltage Regulation SwitchRecovery Boot Enable J1K1 PCI Configuration Space MAP Appendix E − Interrupts & DMA Channels Appendix D − Memory MapPower Supply Connectors Primary Power J9J1 Appendix F − ConnectorsFront Panel Connectors − J2A1, J1B1 Parallel Port j9e1 AT Keyboard Connector J8k1FLoppy Connector j9c1 Serial Ports j7k1, j7k2ISA Connectors J1G1, J2G1, J2G2, J3G1 PCI Connectors J4G1, J5G1, J5G2 Main Screen Appendix G − Bios SetupOverview of the Setup Menu Screens Overview of the Setup KeysFloppy Options Submenu Hard Disk Configuration SubmenuNumber of Cylinders Initialization TimeoutIDE Translation Mode Multiple Sector SettingBoot Options Submenu Advanced Screen Peripheral Configuration SubmenuFloppy Interface Serial Port 2 IR ModeParallel Port Mode PCI IDE InterfacePower Management Configuration Advanced Chipset Configuration SubmenuPlug and Play Configuration Submenu Security Screen Administrative and User Access ModesSecurity Screen Options Exit Screen Using the Upgrade Utility Appendix H − Bios RecoveryRecovery Mode Error Messages Appendix I − Error messages and Beep CodesBeep Codes ISA NMI Messages Plug and Play Error MessagesAppendix K − Reliability Data Appendix J − Environmental Standards

281786-002 specifications

The Intel 281786-002 is a highly regarded microprocessor that was part of Intel’s extensive portfolio of technology solutions. Originally released in the mid-1990s, it is recognized for its robust performance and advanced features, which catered to the needs of both personal computing and embedded systems.

One of the standout features of the Intel 281786-002 is its architecture, which includes a 32-bit data bus. This architecture allows for efficient data processing and memory management. The processor is built on a 0.6-micron process technology, contributing to reduced power consumption while enhancing overall performance. The chip operates at various clock speeds, typically ranging around 25MHz to 50MHz, allowing it to suit different applications and user requirements.

The Intel 281786-002 also boasts a sophisticated instruction set that supports a wide range of operations. This multi-functionality ensures that it can efficiently handle complex computations and multitasking scenarios. Its ability to execute instructions in parallel paves the way for better performance when running multiple applications simultaneously.

In terms of memory support, the processor is designed to interface effectively with both SRAM and DRAM technologies, accommodating a vast range of memory configurations, thereby enhancing flexibility for system designers. It is also compatible with both 16-bit and 32-bit data buses, making it versatile enough for use in various computing environments.

Another notable aspect of the Intel 281786-002 is its integrated security features. These allow for better data protection and integrity, making it a viable choice for systems requiring enhanced security protocols.

Furthermore, the microprocessor's reliability and stability have made it a preferred choice for embedded applications, network devices, and industrial systems. Its proven track record in various computing environments underscores Intel's commitment to quality and performance.

Additionally, the Intel 281786-002 supports various operating systems, providing flexibility in deployment across different computing platforms. This compatibility ensures that users can leverage existing software ecosystems without extensive modifications.

In conclusion, the Intel 281786-002 microprocessor encapsulates an amalgamation of performance, efficiency, and versatility. With its advanced features and robust architecture, it has played a significant role in shaping computing technology, making it a noteworthy component in Intel’s legacy of innovation.
Top Page Image Contents