Oki MSM80C154S, MSM83C154S manual External program memory read cycle, PORT0, Instr

Page 30

MSM80C154S/83C154S

¡ Semiconductor

(2) External program memory read cycle
	tLHLL
ALE
	tAVLL	tLLPL	tPLPH
			tLLIV
			tPLIV
PSEN
				tPXAV
				tPXIZ
		tLLAX	tAZPL	tPXIX
PORT0	A0 to A7			INSTR
PORT0	A0 to A7			IN
				IN
		tAVIV

PORT2 A8 to A15

A8 to A15

A0 to A7

A8 to A15

288

Image 30

Contents ¡SemiconductorSemiconductor MSM80C154S/83C154S FeaturesGeneral Description Cmos 8-bit MicrocontrollerMSM80C154S/83C154S ¡ Semiconductor2PORT SignalTIMER/COUNTER 0 Interrupt Address DecoderPIN Configuration TOP View Pin Plastic DIPPsen 44 P1.4 P1.5 P1.6 P1.7 ResetPin Plastic QFP 25 P2.7 24 P2.6 23 P2.5 P2.4Pin Plastic Tqfp Pin Plastic QFJ 35 EA P3.0/RXD 34 NC 33 ALE P3.1/TXDXTAL1 XTAL2 19 P3.7/RD 18 P3.6/WR PIN Descriptions MSM80C154S/83C154S¡ SemiconductorALE ¡ SemiconductorMSM80C154S/83C154S XTAL1XTAL2 Diagram of Special Function Registers RegistersSpecial Function Registers Timer mode register Tmod GatePower control register Pcon Interrupt signalCPU is reset Tcon Timer control register TconInterrupt request flag for external interrupt TR1 TF0 TR0 IE1 IT1 IE0 IT0Serial port control register Scon RENMode Reserved bit. The output data is 1 if the bit is read Interrupt enable register IEInterrupt control bit for serial port Overall interrupt control bitPriority interrupt circuit control bit Priority is assigned when bit isInterrupt priority register IP PCT PT2 PT1 PX1 PT0 PX0Bank IZC When this bit is set toControl register Iocon Received at a serial portTimer 2 control register T2CON Memory Maps Program AreaBANK3 HEX 0FF AddressingindirectregisterBIT RAM BANK22FH MSM80C154S/83C154S Diagram of Internal Data Memory RAM0FFH 0FHAbsolute Maximum Ratings Recommended Operating ConditionsElectrical Characteristics DC CharacteristicsPort 0, ALE, Psen Maximum power supply current normal operation ICC mA Maximum power supply current idle mode ICC mAOutput High Voltage Port 1, 2 Logical 0 Input Current VI=0.1 Logical 1 Output CurrentVO=0.1 Port 1, 2 Logical 1 to 0 Transition 285 Measuring circuits InputOutput Falling Edge Psen Signal Width ALE Signal WidthAddress Setup Time To ALE Falling Edge Address Hold TimeExternal program memory read cycle PORT0Instr External data memory access AC characteristics External data memory read cycle External data memory write cycleSerial port I/O Extension Mode AC characteristics Parameter Symbol Min Max UnitALE Shift Clock Input DataXTAL1 external clock input waveform conditions AC Characteristics Measuring ConditionsExternal Oscillator Signal External Clock Drive WaveformBasictiming TimingDiagram 294