Table 67 SVGA — 15-Pin High Density D Connector (female)
IDAN Pin # | Signal | Function | CPU Pin # |
|
|
|
|
1 | Red | Red Analog Output | 4 |
|
|
|
|
2 | Green | Green Analog Output | 6 |
|
|
|
|
3 | Blue | Blue Analog Output | 8 |
|
|
|
|
4 | DDC CLK | Monitor Clock | 3 |
|
|
|
|
5 | GND | Ground | 9 |
|
|
|
|
6 | GND | Ground | 9 |
|
|
|
|
7 | GND | Ground | 9 |
|
|
|
|
8 | GND | Ground | 10 |
|
|
|
|
9 | Reserved | Reserved | — |
|
|
|
|
10 | GND | Ground | 10 |
|
|
|
|
11 | +5 V | + 5 Volts | 7 |
|
|
|
|
12 | DDC Data | Monitor data | 5 |
|
|
|
|
13 | HSYNC | Horizontal Sync | 2 |
|
|
|
|
14 | VSYNC | Vertical Sync | 1 |
|
|
|
|
15 | Reserved | Reserved | — |
|
|
|
|
Appendix C: IDAN™ Dimensions and Pinout 95 |