
| Specifications | 
Miscellaneous
Double buffered output latches
Coding: Offset Binary (0 code = 
Output voltage on power up and reset: 
Digital input/output
| 
 | Table 9. DIO specifications | |
| 
 | 
 | 
 | 
| Digital type | 
 | FPGA | 
| Number of I/O | 
 | 4 | 
| Configuration | 
 | One port, programmable | 
| 
 | 
 | 4 input or 4 output | 
| Input low voltage | 
 | 0.8 V max | 
| Input high voltage | 
 | 2.0 V min | 
| Output low voltage (IOL = 4 mA) | 
 | 0.32 V max | 
| Output high voltage (IOH =  | 
 | 3.86 V min | 
| Absolute maximum input voltage | 
 | |
| 
 | Input mode (high impedance) | |
Interrupt
| 
 | Table 10. Interrupt specifications | |
| 
 | 
 | 
 | 
| Interrupts | 
 | Programmable: Levels 2 – 15 | 
| Interrupt enable | 
 | Programmable. Default = disabled. | 
| Interrupt sources | 
 | External (External Interrupt) | 
| 
 | 
 | A/D  | 
| 
 | 
 | A/D  | 
| 
 | 
 | A/D  | 
| 
 | 
 | A/D Pacer | 
22