Analog Devices ADSST-EM-3040, ADSST-SALEM-3T General Description of the ADSST-73360LAR ADC

Page 11

ADSST-SALEM-3T

GENERAL DESCRIPTION OF THE ADSST-73360LAR ADC

The ADSST-73360LAR is a 6-channel input analog front end processor for general-purpose applications, including industrial power metering or multichannel analog inputs. It features six

16-bit A/D conversion channels, each of which provides 76 dB signal-to-noise ratio over a dc to 4 kHz signal bandwidth. Each channel also features an input programmable gain amplifier (PGA) with gain settings in eight stages from 0 dB to 38 dB.

The ADSST-73360LAR is particularly suitable for industrial power metering as each channel samples synchronously, ensur- ing that there is no (phase) delay between the conversions. The ADSST-73360LAR also features low group delay conversions on all channels.

An on-chip reference voltage is included with a nominal value of 1.2 V.

The ADSST-73360LAR is available in a 28-lead SOIC package.

VINP1

 

SIGNAL

 

 

SIGNAL

0/38DB

 

 

Σ-

DECIMATOR

 

SDI

CONDITIONING

PGA

 

CONDITIONING

 

 

VINN1

 

 

SDIFS

 

 

 

 

 

 

 

 

 

VINP2

 

 

 

 

SCLK

 

SIGNAL

 

 

SIGNAL

0/38DB

 

 

Σ ∆

DECIMATOR

 

 

CONDITIONING

PGA

-

 

 

 

CONDITIONING

 

 

VINN2

 

 

 

 

 

 

 

 

VINP3

 

SIGNAL

 

 

SIGNAL

0/38DB

 

 

Σ ∆

DECIMATOR

 

 

CONDITIONING

PGA

-

 

 

 

CONDITIONING

 

 

VINN3

 

 

RESET

 

 

 

SERIAL

REFCAP

 

 

 

MCLK

REFERENCE

 

ADSST-73360LAR

I/O

 

 

REFOUT

 

 

 

PORT

SE

 

 

 

 

VINP4

 

SIGNAL

 

 

SIGNAL

0/38DB

 

 

Σ ∆

DECIMATOR

 

 

CONDITIONING

PGA

-

 

 

 

CONDITIONING

 

 

VINN4

 

 

 

 

 

 

 

 

VINP5

 

SIGNAL

 

 

SIGNAL

0/38DB

 

 

Σ ∆

DECIMATOR

 

 

CONDITIONING

PGA

-

 

 

 

CONDITIONING

 

 

VINN5

 

 

 

 

 

 

 

SDO

 

 

 

 

 

VINP6

 

SIGNAL

 

SDOFS

SIGNAL

0/38DB

 

 

Σ-

DECIMATOR

 

 

CONDITIONING

PGA

CONDITIONING

 

 

VINN6

 

 

 

 

 

 

 

 

 

 

 

 

 

03738-0-004

Figure 6. ADSST-73360LAR Functional Block Diagram

Rev. 0 Page 11 of 24

Image 11
Contents High accuracy FeaturesParameter Each Phase Total General DescriptionADSST-SALEM-3T Table of Contents Quadrant and Other Conventions Effective Phase CompensationEasy Calibration Ease of DesignArchitecture Overview ADSST-SALEM-3TGeneral Description of the ADSST-218X DSP Serial Ports Function ADSST-218X COMMON-MODE PinsPin Name No. of Pins Parameter Min Max Unit Clock SignalsReset Recommended Operating ConditionsParameter Test Conditions Min Typ Max Unit ADSST-SALEM-3T ADSST-218X Electrical CharacteristicsParameter Min Max ADSST-SALEM-3T Absolute Maximum RATINGS-ADSST-218XESD Caution RatingADSST-218x ADSST-SALEM-3T PIN CONFIGURATION-ADSST-218XADSST-73360LAR General Description of the ADSST-73360LAR ADCParameter Min Typ Max Unit Test Conditions ADSST-SALEM-3T SPECIFICATIONS-ADSST-73360LARComments Digital Current Conditions Max mAParameter Rating ADSST-SALEM-3T Absolute Maximum RATINGS-ADSST-73360LARPin No Mnemonic Function PIN Function DescriptionsGround Plane Layout Grounding and LayoutPotential Section Voltage Current Parameter Nominal ValueCurrent Voltage Min Typ Max Unit Current Voltage Min TypMax Unit Current VoltageMinTyp Min Typ View a ADSST-SALEM-3T Outline DimensionsOrdering Guide Part Number1 Temperature Range Processors Included PackageRev Page 22 Rev Page 23 Rev Page 24