4.3 Phoenix BIOS Post Code
|
|
|
|
|
|
|
|
|
Code |
| Beeps / Description |
| Code |
| Beeps / Description | ||
02h |
| Verify Real Mode |
| 32h |
| Test CPU | ||
|
|
|
|
|
|
| frequency | |
03h |
| Disable |
| 33h |
| Initialize Phoenix Dispatch | ||
|
| Interrupt (NMI) |
|
|
| Manager | ||
04h |
| Get CPU type |
| 36h |
| Warm start shut down | ||
06h |
| Initialize system hardware |
| 38h | Shadow system BIOS ROM | |||
08h |
| Initialize chipset with initial |
| 3Ah |
| Autosize cache | ||
|
| POST values |
|
|
|
|
| |
09h |
| Set IN POST flag |
| 3Ch |
| Advanced configuration of | ||
|
|
|
|
|
|
| chipset registers | |
0Ah |
| Initialize CPU registers |
| 3Dh | Load alternate registers with | |||
|
|
|
|
|
|
| CMOS values | |
0Bh |
| Enable CPU cache |
| 42h |
| Initialize interrupt vectors | ||
0Ch |
| Initialize caches to initial |
| 45h |
| POST device initialization | ||
|
| POST values |
|
|
|
|
| |
0Eh |
| Initialize I/O component |
| 46h |
| . Check ROM | ||
|
|
|
|
|
|
| copyright | notice |
0Fh |
| Initialize the local bus IDE |
| 48h |
| Check video configuration | ||
|
|
|
|
|
|
| against CMOS | |
10h |
| Initialize Power |
| 49h |
| Initialize PCI bus and | ||
|
| Management |
|
|
| devices | ||
11h |
| Load alternate registers with |
| 4Ah |
| Initialize all video adapters | ||
|
| initial POST values |
|
|
| in system | ||
12h |
| Restore CPU control word |
| 4Bh |
| QuietBoot start (optional) | ||
|
| during warm boot |
|
|
|
|
| |
13h |
| Initialize PCI Bus Mastering |
| 4Ch |
| Shadow video BIOS ROM | ||
|
| devices |
|
|
|
|
| |
14h |
| Initialize keyboard controller |
| 4Eh | Display BIOS copyright | |||
|
|
|
|
|
|
| notice | |
16h |
| . BIOS ROM |
| 50h |
| Display CPU type and | ||
|
| checksum |
|
|
| speed | ||
17h |
| Initialize cache before |
| 51h |
| Initialize EISA board | ||
|
| memory autosize |
|
|
|
|
| |
18h |
| 8254 timer initialization |
| 52h |
| Test keyboard | ||
1Ah |
| 8237 DMA controller |
| 54h |
| Set key click if enabled | ||
|
| initialization |
|
|
|
|
| |
1Ch |
| Reset Programmable |
| 58h |
| . Test for | ||
|
| Interrupt | Controller |
|
|
| unexpected interrupts | |
20h |
| . Test DRAM refresh |
| 59h |
| Initialize POST display | ||
|
|
|
|
|
|
| service | |
22h |
| . Test 8742 KBD |
| 5Ah |
| Display prompt "Press F2 to | ||
|
| Controller |
|
|
| enter SETUP" | ||
24h |
| Set ES segment register to |
| 5Bh |
| Disable CPU cache | ||
|
| 4 GB |
|
|
|
|
| |
26h |
| Enable A20 line |
| 5Ch |
| Test RAM between 512 and | ||
|
|
|
|
|
|
| 640 KB | |
28h |
| Autosize DRAM |
| 60h |
| Test extended memory | ||
29h |
| Initialize POST Memory |
| 62h |
| Test extended memory | ||
|
| Manager |
|
|
| address lines | ||
2Ah |
| Clear 512 KB base RAM |
| 64h |
| Jump to UserPatch1 | ||
2Ch |
| . RAM failure on |
| 66h |
| Configure advanced cache | ||
|
| address |
|
|
|
| registers | |
2Eh |
| . RAM failure on |
| 67h |
| Initialize Multi Processor | ||
|
| data bits of low byte of |
|
|
| APIC | ||
|
|
|
| 66 |
|
|
|