4.3 BIOS Post Code
Code |
| Beeps / Description | |
02h |
| Verify Real Mode | |
|
|
|
|
03h |
| Disable | |
|
| Interrupt (NMI) | |
04h | Get CPU type | ||
06h |
| Initialize system hardware | |
08h |
| Initialize chipset with initial | |
|
| POST values | |
09h |
| Set IN POST flag | |
|
|
|
|
0Ah |
| Initialize CPU registers | |
|
|
|
|
0Bh |
| Enable CPU cache | |
0Ch |
| Initialize caches to initial | |
|
| POST values | |
0Eh |
| Initialize I/O component | |
|
|
|
|
0Fh | Initialize the local bus IDE | ||
|
|
|
|
10h |
| Initialize Power | |
|
| Management | |
11h | Load alternate registers with | ||
|
| initial POST values | |
12h | Restore CPU control word | ||
|
| during warm boot | |
13h |
| Initialize PCI Bus Mastering | |
|
| devices | |
14h |
| Initialize keyboard controller | |
|
|
|
|
16h |
| . BIOS ROM | |
|
| checksum | |
17h |
| Initialize cache before | |
|
| memory autosize | |
18h |
| 8254 timer initialization | |
1Ah |
| 8237 DMA controller | |
|
| initialization | |
1Ch | Reset Programmable | ||
|
| Interrupt Controller | |
|
|
|
|
20h |
| . Test DRAM refresh | |
|
|
|
|
22h |
| . Test 8742 KBD | |
|
| Controller | |
24h | Set ES segment register to | ||
|
| 4 GB | |
26h |
| Enable A20 line | |
|
|
| |
28h |
| Autosize DRAM | |
29h |
| Initialize POST Memory | |
|
| Manager | |
2Ah |
| Clear 512 KB base RAM | |
|
|
|
|
2Ch |
| . RAM failure on | |
|
| address |
|
Code |
| Beeps / Description | |
32h |
| Test CPU | |
|
| frequency | |
33h |
| Initialize Phoenix Dispatch | |
|
| Manager | |
36h |
| Warm start shut down | |
38h |
| Shadow system BIOS ROM | |
3Ah |
| Autosize cache | |
|
|
|
|
3Ch |
| Advanced configuration of | |
|
| chipset registers | |
3Dh | Load alternate registers with | ||
|
| CMOS values | |
42h |
| Initialize interrupt vectors | |
45h |
| POST device initialization | |
|
|
|
|
46h |
| . Check ROM | |
|
| copyright | notice |
48h |
| Check video configuration | |
|
| against CMOS | |
49h |
| Initialize PCI bus and | |
|
| devices | |
4Ah |
| Initialize all video adapters | |
|
| in system | |
4Bh |
| QuietBoot start (optional) | |
|
|
| |
4Ch |
| Shadow video BIOS ROM | |
|
|
| |
4Eh |
| Display BIOS copyright | |
|
| notice | |
50h |
| Display CPU type and | |
|
| speed | |
51h |
| Initialize EISA board | |
|
| ||
52h | Test keyboard | ||
54h |
| Set key click if enabled | |
|
|
|
|
58h |
| . Test for | |
|
| unexpected interrupts | |
59h |
| Initialize POST display | |
|
| service | |
5Ah |
| Display prompt "Press F2 to | |
|
| enter SETUP" | |
5Bh |
| Disable CPU cache | |
|
| ||
5Ch | Test RAM between 512 and | ||
|
| 640 KB | |
60h |
| Test extended memory | |
62h |
| Test extended memory | |
|
| address lines | |
64h |
| Jump to UserPatch1 | |
66h |
| Configure advanced cache | |
|
| registers |
67
http://www.tyan.com