2.5 Digital I/O
The
| Output Latch Register |
|
|
|
Base+D | Read | CN3 |
|
|
|
|
| ||
|
|
|
| |
D0...D7 |
| 1...8 | TTL | DO |
|
| |||
| D0...D7 | 17...18 |
| DGND |
|
|
| ||
| D8...D15 | DGND |
|
|
|
|
|
| |
|
| 9...16 |
|
|
|
|
|
|
|
Base+E | Read |
|
| |
|
|
|
| |
| Output Latch Register |
|
| Input Board |
|
|
|
| (Option) |
|
|
|
|
Input Buffer Register
Base+6
Read |
D0...D7 |
D0...D7 |
D8...D15
Base+7 Read
Input Buffer Register
CN2
1...8
17...18
DGND
Strobe 20
9...16
TTL | DI |
|
DGND
Input Board
(Option)
19 |