Maxim MAX4888A Parameter Symbol Conditions MIN TYP MAX Units Dynamic, Logic Input, Power Supply

Page 3

5.0Gbps PCI Express Passive Switches

ELECTRICAL CHARACTERISTICS (continued)

(V+ = 3.0V to 3.6V, TA = -40°C to +85°C, unless otherwise noted. Typical values are at V+ = 3.3V, TA = +25°C.) (Note 2)

PARAMETER

 

SYMBOL

 

CONDITIONS

 

MIN

TYP

MAX

 

UNITS

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DYNAMIC

 

 

 

 

 

 

 

 

 

 

 

Turn-On Time

 

tON

 

VNO_ or VNC_ = 1.0V, RL = 50Ω, Figure 1

 

 

90

250

 

ns

Turn-Off Time

 

tOFF

 

VNO_ or VNC_ = 1.0V, RL = 50Ω, Figure 1

 

 

10

50

 

ns

Propagation Delay

 

tPD

 

RS = RL = 50Ω, unbalanced, Figure 2

 

 

50

 

 

ps

Output Skew Between Pairs

 

tSK1

 

RS = RL = 50Ω, unbalanced; skew between

 

 

50

 

 

ps

 

 

any two pairs, Figure 2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Output Skew Between Same

 

tSK2

 

RS = RL = 50Ω, unbalanced; skew between

 

 

10

 

 

ps

Pair

 

 

two lines on same pair, Figure 2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

RS = RL = 50Ω,

1MHz < f < 100MHz

 

 

-0.5

 

 

dB

On-Loss

 

GLOS

 

unbalanced,

 

 

 

 

 

 

 

 

500MHz < f < 1.25GHz

 

 

-1.4

 

 

 

 

 

 

Figure 3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Crosstalk between

f = 50MHz

 

 

-53

 

 

 

 

 

 

 

any two pairs,

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Crosstalk

 

VCT1

 

RS = RL = 50Ω,

 

 

 

 

 

 

dB

 

 

 

 

 

 

 

 

 

 

 

 

unbalanced,

f = 1.25GHz

 

 

-32

 

 

 

 

 

 

 

Figure 3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Signaling Data Rate

 

BR

 

RS = RL = 50Ω

 

 

 

5.0

 

 

Gbps

 

 

 

 

Signal = 0dBm,

f = 10MHz

 

 

-56

 

 

 

Off-Isolation

 

VISO

 

RS = RL = 50Ω,

 

 

 

 

 

 

dB

 

 

f = 1.25GHz

 

 

-26

 

 

 

 

 

 

Figure 3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

NO_/NC_ Off-Capacitance

 

CNO_/NC_(OFF)

 

Figure 4

 

 

 

1

 

 

pF

 

 

 

 

 

 

 

 

 

 

 

 

COM_ On-Capacitance

 

CCOM_(ON)

 

Figure 4

 

 

 

2

 

 

pF

LOGIC INPUT

 

 

 

 

 

 

 

 

 

 

 

Input-Logic Low

 

VIL

 

 

 

 

 

 

0.5

 

V

Input-Logic High

 

VIH

 

 

 

 

1.4

 

 

 

V

Input-Logic Hysteresis

 

VHYST

 

 

 

 

 

100

 

 

mV

Input Leakage Current

 

IIN

 

VSEL = 0V or V+

 

 

-1

 

+1

 

µA

POWER SUPPLY

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Power-Supply Range

 

V+

 

 

 

 

1.65

 

3.60

 

V

 

 

 

 

 

 

 

 

 

 

 

 

V+ Supply Current

 

I+

 

VSEL = 0V or V+

MAX4888A

 

 

 

60

 

µA

 

 

 

 

 

 

 

 

 

 

MAX4889A

 

 

 

120

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Note 2: All units are 100% production tested at TA = +85°C. Limits over the operating temperature range are guaranteed by design and characterization and are not production tested.

Note 3: ΔRON = RON (MAX) - RON (MIN).

Note 4: Guaranteed by design. Not production tested.

Note 5: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.

MAX4888A/MAX4889A

_______________________________________________________________________________________ 3

Image 3
Contents MAX4888A/MAX4889A 0Gbps PCI Express Passive SwitchesParameter Symbol Conditions MIN TYP MAX Units Analog Switch MAX4888A/MAX4889A 0Gbps PCI Express Passive SwitchesParameter Symbol Conditions MIN TYP MAX Units Dynamic Power SupplyLogic Input Typical Operating Characteristics ON-RESISTANCE vs. VcomTURN-ON/-OFF Time vs. Supply Voltage + = 1.8V, f = 2.5GHz 600mVP-PPRBS SIGNAL, RS = RL = 50Ω†† EYE DiagramPin Description PIN Name FunctionMAX4888A MAX4889A MAX4888A/MAX4889A Test Circuits/Timing DiagramsIN+ OUT+ 0Gbps PCI Express Passive Switches MAX4888A/MAX4889ANC MAX4888A/MAX4889A Detailed DescriptionFunctional Diagrams/Truth Table Chip Information Applications InformationTypical Application Circuit Package Information Thin QFN.EPS