|
|
|
|
|
|
|
|
| |
AutoStore or Power Up RECALL |
|
|
|
| |||||
Parameter | Alt |
| Description |
|
| Unit | |||
| Min | Max |
| ||||||
|
|
|
|
|
|
|
| ||
tHRECALL [15] | tRESTORE |
| Power up RECALL Duration |
| 550 |
| μs | ||
tSTORE [16, 17] | tHLHZ |
| STORE Cycle Duration |
| 10 |
| ms | ||
tVSBL[16] |
|
| Low Voltage Trigger (VSWITCH) to | HSB | low |
| 300 |
| ns |
VRESET |
|
| Low Voltage Reset Level |
| 2.4 |
| V | ||
VSWITCH |
|
| Low Voltage Trigger Level | 2.7 | 2.95 |
| V | ||
tDELAY[16] | tBLQZ |
| Time Allowed to Complete SRAM Cycle | 1 |
|
| μs |
Switching Waveforms
Figure 11. AutoStore/Power Up RECALL
WE
Notes
15.tHRECALL starts from the time VCC rises above VSWITCH.
16.CE and OE low and WE high for output behavior.
17.HSB is asserted low for 1us when VCAP drops through VSWITCH. If an SRAM WRITE has not taken place since the last nonvolatile cycle, HSB will be released and no store will take place.
Document Number: | Page 11 of 17 |
[+] Feedback