Cypress STK11C68-5 manual Package Diagrams, Pin 300-Mil Side Braze DIL

Page 13

STK11C68-5 (SMD5962-92324)

Package Diagrams

001-51695 **

Document Number: 001-51001 Rev. *A

Page 13 of 15

[+] Feedback

Image 13

Contents Logic Block Diagram FeaturesFunctional Description Cypress Semiconductor Corporation 198 Champion CourtPower Supply Inputs to the Device Output Enable, Active LOW. The active LOWPinouts Pin DefinitionsDevice Operation Hardware Recall Power UpSram Read Sram WriteHardware Mode Selection A12-A0 Low Average Active PowerBest Practices Maximum Ratings DC Electrical CharacteristicsOperating Range Data Retention and EnduranceAC Test Conditions Thermal ResistanceParameter Description Test Conditions Cdip 28-LCC Unit Switching Waveforms AC Switching CharacteristicsSram Read Cycle Min Max ParameterSram Write Cycle Parameter Alt Description STK11C68-5 Unit Min Max AutoStore Inhibit or Power Up RecallSoftware Controlled STORE/RECALL Cycle Switching WaveformParameter Alt Description 35 ns 45 ns 55 ns Unit Min Min MaxSMD5962-92324 04 MX Part Numbering Nomenclature STK11C68 5 C 45 MOrdering Information Pin 300-Mil Side Braze DIL Package DiagramsPad 350-Mil LCC Worldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal InformationDocument History