Cypress CY7C1018DV33 Write Cycle No CE Controlled16, Data I/O Data Valid, Data I/O Data in Valid

Page 6

CY7C1018DV33

Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)[16, 17]

 

tWC

 

ADDRESS

 

 

CE

tSCE

 

 

 

 

tSA

 

 

tSCE

 

 

tAW

tHA

 

tPWE

 

WE

 

 

 

tSD

tHD

DATA I/O

DATA VALID

 

 

 

Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[16, 17]

 

 

tWC

 

ADDRESS

 

 

 

 

 

tSCE

 

CE

 

 

 

 

tAW

 

tHA

 

tSA

tPWE

 

WE

 

 

 

OE

 

 

 

 

 

tSD

t

 

 

 

HD

DATA I/O

NOTE 18

DATAIN VALID

 

 

tHZOE

 

 

Notes

16.Data I/O is high impedance if OE = VIH.

17.If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

18.During this period the I/Os are in the output state and input signals should not be applied.

Document #: 38-05465 Rev. *D

Page 6 of 9

[+] Feedback

Image 6
Contents Functional Description1 FeaturesLogic Block Diagram Cypress Semiconductor CorporationSelection Guide Maximum RatingsOperating Range Capacitance3 Thermal Resistance3AC Test Loads and Waveforms4 AC Switching Characteristics Over the Operating Range Parameter Description Industrial Unit Min Max Read CycleWrite Cycle 10 Data Retention Characteristics Over the Operating Range Switching WaveformsData Retention Waveform Data I/O Data Valid Write Cycle No CE Controlled16Write Cycle No WE Controlled, OE High During Write16 Data I/O Data in ValidOrdering Information 0-I/O Mode PowerTruth Table Write Cycle No WE Controlled, OE LOW11Package Diagram Pin 300-Mil Molded SOJIssue Date Orig. Description of Change Document History