CY8C20x36/46/66, CY8C20396
DC General Purpose IO Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 5.5V and
Table 15. 3.0V to 5.5V DC GPIO Specifications
Symbol | Description | Conditions | Min | Typ | Max | Units |
RPU | Pull up Resistor |
| 4 | 5.6 | 8 | kΩ |
VOH1 | High Output Voltage | IOH < 10 μA, maximum of 10 mA source | Vdd - 0.2 | – | – | V |
| Port 2 or 3 Pins | current in all IOs |
|
|
|
|
VOH2 | High Output Voltage | IOH = 1 mA, maximum of 20 mA source | Vdd - 0.9 | – | – | V |
| Port 2 or 3 Pins | current in all IOs |
|
|
|
|
VOH3 | High Output Voltage | IOH < 10 μA, maximum of 10 mA source | Vdd - 0.2 | – | – | V |
| Port 0 or 1 Pins with LDO Regulator | current in all IOs |
|
|
|
|
| Disabled for Port 1 |
|
|
|
|
|
VOH4 | High Output Voltage | IOH = 5 mA, maximum of 20 mA source | Vdd - 0.9 | – | – | V |
| Port 0 or 1 Pins with LDO Regulator | current in all IOs |
|
|
|
|
| Disabled for Port 1 |
|
|
|
|
|
VOH5 | High Output Voltage | IOH < 10 μA, Vdd > 3.1V, maximum of | 2.85 | 3.00 | 3.3 | V |
| Port 1 Pins with LDO Regulator | 4 IOs all sourcing 5 mA |
|
|
|
|
| Enabled for 3V Out |
|
|
|
|
|
VOH6 | High Output Voltage | IOH = 5 mA, Vdd > 3.1V, maximum of | 2.20 | – | – | V |
| Port 1 Pins with LDO Regulator | 20 mA source current in all IOs |
|
|
|
|
| Enabled for 3V Out |
|
|
|
|
|
VOH7 | High Output Voltage | IOH < 10 μA, Vdd > 2.7V, maximum of | 2.35 | 2.50 | 2.75 | V |
| Port 1 Pins with LDO Enabled for 2.5V | 20 mA source current in all IOs |
|
|
|
|
| Out |
|
|
|
|
|
VOH8 | High Output Voltage | IOH = 2 mA, Vdd > 2.7V, maximum of | 1.90 | – | – | V |
| Port 1 Pins with LDO Enabled for 2.5V | 20 mA source current in all IOs |
|
|
|
|
| Out |
|
|
|
|
|
VOH9 | High Output Voltage | IOH < 10 μA, Vdd > 2.7V, maximum of | 1.60 | 1.80 | 2.1 | V |
| Port 1 Pins with LDO Enabled for 1.8V | 20 mA source current in all IOs |
|
|
|
|
| Out |
|
|
|
|
|
VOH10 | High Output Voltage | IOH = 1 mA, Vdd > 2.7V, maximum of | 1.20 | – | – | V |
| Port 1 Pins with LDO Enabled for 1.8V | 20 mA source current in all IOs |
|
|
|
|
| Out |
|
|
|
|
|
VOL | Low Output Voltage | IOL = 25 mA, Vdd > 3.3V, maximum of | – | – | 0.75 | V |
|
| 60 mA sink current on even port pins (for |
|
|
|
|
|
| example, P0[2] and P1[4]) and 60 mA sink |
|
|
|
|
|
| current on odd port pins (for example, P0[3] |
|
|
|
|
|
| and P1[5]) |
|
|
|
|
VIL | Input Low Voltage |
| – | – | 0.80 | V |
VIH | Input High Voltage |
| 2.00 | – |
| V |
VH | Input Hysteresis Voltage |
| – | 80 | – | mV |
IIL | Input Leakage (Absolute Value) |
| – | 0.001 | 1 | μA |
CPIN | Pin Capacitance | Package and pin dependent | 0.5 | 1.7 | 5 | pF |
|
| Temp = 25°C |
|
|
|
|
Document Number: | Page 18 of 34 |
[+] Feedback