Dell AP-105, W- AP92, W-AP105, AP-92 Fips 140-2 Logical Interfaces Module Physical Interface

Page 31

3.5 Logical Interfaces

The physical interfaces are divided into logical interfaces defined by FIPS 140-2 as described in the following table.

Table 6 - FIPS 140-2 Logical Interfaces

FIPS 140-2 Logical Interface

Module Physical Interface

 

 

Data Input Interface

10/100/1000 Ethernet Ports

 

802.11a/b/g/n Radio Transceiver

 

 

Data Output Interface

10/100/1000 Ethernet Ports

 

802.11a/b/g/n Radio Transceiver

 

 

Control Input Interface

10/100/1000 Ethernet Ports (PoE)

 

5V power input jack

 

 

Status Output Interface

10/100/1000 Ethernet Ports

 

802.11a/b/g/n Radio Transceiver

 

LEDs

 

 

Power Interface

Power Supply

 

 

Data input and output, control input, status output, and power interfaces are defined as follows:

∙Data input and output are the packets that use the networking functionality of the module.

∙Control input consists of manual control inputs for power and reset through the power interfaces. It also consists of all of the data that is entered into the access point while using the management interfaces.

∙Status output consists of the status indicators displayed through the LEDs, the status data that is output from the module while using the management interfaces, and the log file.

oLEDs indicate the physical state of the module, such as power-up (or rebooting), utilization level, and activation state. The log file records the results of self-tests, configuration errors, and monitoring data.

∙A power supply may be used to connect the electric power cable. Operating power may also be provided via Power Over Ethernet (POE) device when connected. The power is provided through the connected Ethernet cable.

∙Console port is disabled when operating in each of FIPS modes.

The module distinguishes between different forms of data, control , and status traffic over the network ports by analyzing the packet headers and contents.

31

Page 30 Page 32
Image 31
Page 30 Page 32
Contents Version Feb Aruba Networks Crossman Ave Sunnyvale, CA Page Security Levels Physical Security Aruba Dell Relationship Acronyms and AbbreviationsAP-105 Series AP-175 SeriesROLES, Authentication and Services Aruba Dell Relationship IntroductionAcronyms and Abbreviations IPSec GHzAruba Part Number Dell Corresponding Part Number Product OverviewAP-92 Physical DescriptionPWR AP-92 Indicator LEDs Label Function Action StatusEnet Label Function Action Status AP-93AP-93 Indicator LEDs Label Function Action Status AP-105 Series AP-105 Wireless Access PointAP-105 Indicator LEDs Label Function Action Status AP-175 Series AP-175 Wireless Access PointPhysical Description Function Action Status Position AP-175 Indicator LEDs LabelApplying TELs Module ObjectivesSecurity Levels Physical SecurityAP-92 Tel placement front view 2 AP-92 TEL PlacementAruba AP-92 Tel placement right view Aruba AP-92 Tel placement bottom view 3 AP-93 TEL PlacementAruba AP-93 Tel placement left view Aruba AP-93 Tel placement top view 4 AP-105 TEL PlacementAruba AP-105 Tel placement left view Aruba AP-105 Tel placement bottom view 5 AP-175 TEL PlacementAruba AP-175 Tel placement back view Aruba AP-175 Tel placement top view Inspection/Testing of Physical Security MechanismsModes of Operation Configuring Remote AP Fips ModeEnable Fips mode on the AP. This accomplished by going to Configuring Remote Mesh Portal Fips Mode Configuring Remote Mesh Point Fips Mode Operational Environment Verify that the module is in Fips modeFips 140-2 Logical Interfaces Module Physical Interface Logical InterfacesCrypto Officer Authentication Roles, Authentication and ServicesRoles Authentication Mechanism Strength User AuthenticationWireless Client Authentication Strength of Authentication MechanismsWPA2-PSK KEK ServicesCrypto Officer Services WPA2 PSKEapol MIC User ServicesPMK PTKUnauthenticated Services Wireless Client Services∙ FTP ∙ Tftp ∙ NTP Non-FIPS Approved Algorithms Cryptographic AlgorithmsHmac Critical Security ParametersRNG AES-CCM PSKGTK GMKSelf Tests For an AES Atheros hardware Post failure
Top Page Image Contents