Freescale Semiconductor, Inc.
ARCHIVED BY FREESCALE SEMICONDUCTOR, INC. 2005
Freescale Semiconductor, Inc.
Hardware Description and Board Operation
3.6 MEMORY
M68EZ328ADS v2.0 provides
3.6.1 Memory Map
The default memory map of M68EZ328ADS v2.0 in normal mode is shown in Table
Table 3-5. M68VZ328ADS v2.0 Default Memory Map
System Address | Memory | Assigned Chip Select |
8MB EDO DRAM | CSD0 | |
|
|
|
2MB FLASH BANK0 | CSA0 | |
|
|
|
2MB FLASH BANK1 | CSA1 | |
|
|
|
Unused | - | |
|
|
|
EMU Monitor | EMUCS | |
|
|
|
Debug Port | EMUCS | |
|
|
|
MC68EZ328 Internal Register | - | |
|
|
|
3.6.2 FLASH Memory
VCC VCC
MC68EZ328
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
| |||||||
|
|
|
|
|
| |||||||||
CSA1 |
|
|
| |||||||||||
|
|
|
|
|
|
|
|
|
|
|
| CE | ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||||||
|
|
|
|
|
|
|
|
|
|
|
|
| ||||||
CSA0 |
|
|
|
|
|
|
|
|
| |||||||||
|
|
|
|
|
|
| CE |
|
| |||||||||
|
|
|
|
|
|
|
|
|
|
|
|
| ||||||
|
|
|
|
|
|
| A[0..19] |
| ||||||||||
A[1..20] |
|
|
|
|
|
|
| |||||||||||
D[0..15] |
|
|
|
|
|
|
| D[0..15] |
|
| ||||||||
|
|
|
|
|
|
|
|
| ||||||||||
|
|
|
|
|
|
|
|
| ||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
| OE |
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
|
|
|
|
|
|
|
|
|
| OE |
|
|
| FLASH1 | ||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
| WE |
|
|
|
|
|
|
|
|
| WE |
|
|
| ||||
FLASH0 | ||||||||||||||||||
|
|
|
|
| ||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Figure 3-2. Interface of Flash Memories
M68EZ328ADS v2.0 supports up to two
For More Information On This Product,
Go to: www.freescale.com