Sony DPS-V77 service manual Vee, Vce, Vec, 02 01 00 y w s

• ICBLOCK DIAGRAMS
IC304	CXD8493M-E1					IC612 M62021 FP-60.0C
	t~----------------------------------------------------------------			..,
A!lND	:			:	VOUT	SW
~AP-B
A.INl-							RI
ACAl					VBAT	COM	60.4'
VlT
P£lML
Ne	,	_-	.	'	VIN		GNB
Ne	...		_.
						BELAY
						eUReUIT	RES
					CT

IC601,603 M5M44260ATP-7L

o

IC606 CXD8481 Q

				..'"		...		.."
	U	!3	12	II	40	59	58	51
PA7	!5
PAb	!!
PAS	!7
PM	II
PA3	"						I
PA2	7'	1t19-AO			MHlRESS
PAt	71				eECOOER		I
						~

				'"x		..				..
				o"		<>
54	55	51	53	52	51	50	19	18	"	<I	15

I

1	~	PA1-PAO
	·!)7-BO .	PB7-PHO
	XRD
		PARALLEL
	XPIO	PC7 pea
		lNTERFACE
	C	~O

" I! 11 41

"

"At2 !I At4

31A15

l!

35A17

3< AI.

IC307 CXD8505AQ

		N
		a	0	>
		>	>
		z	z	z
r-----	~·,01------	f50

TESTZ

8FV8BZ

OVBBL

LI H

LI (T)

'" '">

IC613 NJU6355EM·T1

N..J

Q'" 3

>

PO

::>

If)

>

	..J		a:
	§	U'J	§
t..L.	p:l	((}	tIl
..:(	~	>	~
z	en	u..	(f)
	>	'">

'" '">

x

flFvnOl

ilVtl£lR

VSUB ((:1 R

>--	z	({)	({)	'"	N	'">
o	x	>	>		'"
::>		If)	If)	3		'"
x		x	x
					>
				PO
				::>
				({)
				>

IC615 SN74HC151ANS·E20

vee

04 05

u

c

..,

u

If)

"

..J

..J

u

u

I~

I~

u

u

a

o

o

a

u

o

Z

Z

z

z

z

>

>

a

"

"

"

"

"

"

IC605 MSM6338RS

	vce	AI	AO				BB3	eBZ		OBI NC
	"	15	"				f	f		~
									DATA BUS BUFFER
				MAX REe>			HPX uL	OUT		~
			~	(R-CH)	f-			REG	A
				15 BIT				16BIT
			- V	LATCH		~	r-----v	LA TCH	rY--	,
	~					rv
	A
CaMP nB~						'---				~ CONTROL
	B
	~'r			MAX REG			CONTROL			&
			~ (L-CH)		rr--					OVER
			r-V15LATCHBIT
I	IS BIT	~					CIRCUIT			REG
								il
	LATCH
				t~
	ABSOLUTE						~>	J
	VALUE
				OdB			OdB OVER l-

u u

>

rOBO -

J

VSS	71					Al. AO
va~	73					~7	eo
PAO	7<	I
Sc<	II
SOUT	11					XENe
SIN	11					D7-flO
PDO	71				-
PDI	7<J				" -
PD2	I.
	I	I	3	4	5	I	7	I
	M	~	'"		o			..
	Q	..			r
	..		..		w			:E
					x			x

IC608,609 CXK58257AM-10LL-T6

			-
		'
		:---
		' ----	{>--BUFFER
AI4	I
All	I
A7	3
Ab	,
A5	5
			~
	,		-
A4
A3	7		{>--BUFFER
A2	I
AI	,
AO	"		~
1/021/0\	1/"
			-

	~
SERIAL	PH... 1	PHAI J
	"""			~
INTERFACE		~ ./~
	RST	RST		~
£NCQ{lER	PHAI	PHAI	XRD
REAflER	XRa	XRD	alY

9	•	II	1/	Il	II	15	II	11		"
.,						U		U	U
N						on		N"	"
						0.		0.	0.

	,				vec
				17
				[' ---- jl'	AI3
r---	Ra~	-	MEMORY	['----4jlS AB
			SI2XSI2HATRIX	~II A9
	DECODER			'--------( 13	All
				II
				II	Ala

I

I/O GATE

COLUMN

DECODER10

,..---i" 1/08

I ~'8 1/07 ~" 1/0b ~II 1/05

II 21 l! H

31At9

1/ vaD

31VSS

3.PHAl

/, RST

21PBO

/7 PBI

II PB2

2S PB3

03e

02 01 00 y w s

CIRCUIT	~ OVER			COUNTER	i -	OoB -
						OVER
	-v	DETECT	h	t	f-
						LATCH
		CIRCUIT

1/03 13 {>-r- BUFFER

I/O BUFFER

~IS 1/04

GNO

		Oa8	OVER	-	L, R	-
		COUNTER
11 b 81 T	I	,J	L....-.
S.R	I				REAO IIR I TE lOGIC

"	T	I	...,	JJJ lllll
			"

CURRENT I;

VOL rAGE:

£IETfeTlNG

CIRCUIT

			J	t	t	t
OA TA		.~			{-	,-}
	8CKlRCK XREST		IIR		RO	CS
U-J

-<D--

V55

- 43- - 44- - 45-