Intel PCI-X manual PHY Register Address Data Words 10h, 11h, and 13h 1Eh, Eeprom Size Word 12h

Page 123

EEPROM Interface

5.6.13PHY Register Address Data (Words 10h, 11h, and 13h - 1Eh)

These settings are specific to individual platform configurations for the 82541xx and 82547GI/EI and should not be altered from the reference design unless instructed to do so. Future Intel Ethernet controllers might use this space differently.

5.6.14OEM Reserved Words (Words 10h, 11h, 13h - 1Fh)

Words 10h, 11h, and 13h through 1Fh of the EEPROM are reserved areas for general OEM use for all Ethernet controllers except the 82546GB/EB.

5.6.15EEPROM Size (Word 12h)

This word is only applicable to 82541xx and 82547GI/EI Ethernet controllers that use SPI EEPROMs. Unused bits are reserved and should be programmed to 0b. Bits 15:13 and 8:0 are reserved (see Table 5-7).

Table 5-7. SPI EEPROM Sizes

Bits 12:10

Bit 9

EEPROM Size (Bits)

EEPROM Size (Bytes)

 

 

 

 

000

0

1 Kb

128 Bytes

 

 

 

 

001

1

4 Kb

512 Bytes

 

 

 

 

010

1

8 Kb

1 KB

 

 

 

 

011

1

16 Kb

2 KB

 

 

 

 

100

1

32 Kb

4 KB

 

 

 

 

101

1

64 Kb

8 KB

 

 

 

 

110

1

128 Kb

16 KB

 

 

 

 

111

1

Reserved

Reserved

 

 

 

 

5.6.16Common Power (Word 12h)

For all Ethernet controllers except the 82541xx and 82547GI/EI, if the signature bits are valid and Power Management is not disabled, the value in this field is used in the PCI Power Management Data Register when the Data_Select field of the Power Management Control/Status Register (PMCSR) is set to 8. This setting indicates the power usage and heat dissipation of the common logic that is shared by both functions in tenths of a watt.

5.6.17Software Defined Pins Control (Word 10h1, 20h)

This field contains initial settings for the Software Defined Pins (SPD). The default value for the upper byte (bits 15:8) is DFh; the default value for the lower byte (bits 7:0) is DEh.

1.Applicable to the 82546GB/EB only.

Software Developer’s Manual

109

Page 122 Page 124
Image 123
Page 122 Page 124
Contents 82540EP/EM, 82541xx, 82544GC/EI, 82545GM/EM, 82546GB/EB, Software Developer’s Manual Initial Public Release Date Version CommentsSoftware Developer’s Manual Contents TCP Segmentation Use of Multiple Data Descriptors Software Developer’s Manual Vii Power Management 129 Introduction to Power Management 10.1.3 203 13.4.25 13.7.10 Appendix 82540EP/EM and 82545GM/EM Differences Xiv Overview ScopeNetwork Side Features Ethernet Controller FeaturesPCI Features CSA Features 82547GI/EI OnlyHost Offloading Features Additional Performance Features Technology Features Additional Ethernet Controller FeaturesRegister and Bit References ConventionsRelated Documents Memory Alignment TerminologyIntroduction Architectural OverviewExternal Architecture PHYLAN a LAN B Eeprom Flash ECHO, Next FextAGC, A/D 1 PCI/PCI-X Core Interface MicroarchitectureDMA Engine and Data Fifo 2 82547GI/EI CSA Interface5 MII/GMII/TBI/Internal SerDes Interface Block 4 10/100/1000 Mb/s Receive and Transmit MAC BlocksEeprom Interface 6 10/100/1000 Ethernet Transceiver PHYLittle Endian Data Ordering DMA AddressingFlash Memory Interface Example 2-1. Byte OrderingEthernet Addressing Intel Architecture Byte OrderingIA Byte # LSB MSB Interrupts TCP Segmentation Hardware Acceleration CapabilityBuffer and Descriptor Structure Checksum OffloadingArchitectural Overview Introduction Packet ReceptionPacket Address Filtering Receive Data Storage Receive Descriptor FormatReceive Descriptor Rdesc Layout Receive Receive Descriptor Status FieldReceive Status RDESC.STATUS Layout PIF Ipcs Tcpcs RSV Ixsm EOPReceive Descriptor Errors Field CXE Receive Errors RDESC.ERRORS LayoutRXE IPE Tcpe RSV RSV SEQPRI Receive Descriptor Special FieldSpecial Descriptor Field Layout PRI CFI VlanReceive Descriptor Fetching Algorithm Receive Descriptor FetchingNull Descriptor Padding Receive Descriptor Write-BackReceive Descriptor Queue Structure Receive Descriptor PackingReceive Descriptor Ring Structure Receive Timer Interrupt Receive Interrupt Delay Timer / Packet Timer RdtrReceive Interrupts Packet Delay Timer Operation State Diagram Receive Interrupt Absolute Delay Timer RadvSmall Receive Packet Detect Receiver Fifo Overrun 8 82544GC/EI Receive InterruptsReceive Packet Checksum Offloading Receive Descriptor Minimum Threshold ICR.RXDMTPacket Type HW IP Checksum HW TCP/UDP Checksum Calculation Supported Receive Checksum CapabilitiesPacket Type HW IP Checksum MAC Address FilterGC/EI Supported Receive Checksum Capabilities Packet Type HW IP Checksum HW TCP/UDP Checksum9.4 IPv6 Filter Packet TransmissionSNAP/VLAN Filter 9.3 IPv4 FilterTransmit Descriptors Transmit Data StorageTransmit Descriptor Legacy Descriptions Transmit Descriptor Tdesc Layout Legacy ModeLegacy Transmit Descriptor Format Transmit Descriptor Tdesc LayoutCSS Transmit Descriptor Description LegacyCMD STAIfcs EOP Transmit Descriptor Command Field Format10. Transmit Command TDESC.CMD Layout IDE VLE Dext RSV11. Transmit Status Layout Transmit Descriptor Status Field Format12. Special Field TDESC.SPECIAL Layout Transmit Descriptor Special Field Format5 TCP/IP Context Transmit Descriptor Format 13. Transmit Descriptor Tdesc Layout Type = 0000b 6 TCP/IP Context Descriptor LayoutTransmit Description Descriptor Offload 14. Transmit Descriptor Tdesc LayoutDtyp 6.1 TCP/UDP Offload Transmit Descriptor Command FieldTransmit Description Tucmd15. Command Field TDESC.TUCMD Layout IDE RSV Dext TSE TCP82544GC/EI only 7 TCP/IP Data Descriptor Format 6.2 TCP/UDP Offload Transmit Descriptor Status Field16. Transmit Status Layout 17. Transmit Descriptor Tdesc Layout Type = 0001b Popts RSV STA Dcmd Dtyp DtalenPopts TSE Ifcs EOP 7.1 TCP/IP Data Descriptor Command Field18. Command Field TDESC.DCMD Layout IDE VLE Dext7.2 TCP/IP Data Descriptor Status Field 19. Transmit Status LayoutReserved RSV Txsm Ixsm 7.3 TCP/IP Data Descriptor Option Field7.4 TCP/IP Data Descriptor Special Field 20. Packet Options Field TDESC.POPTS Layout21. Special Field TDESC.SPECIAL Layout Transmit Descriptor Ring StructureTransmit Descriptor Ring Structure Transmit Descriptor Write-back Transmit Descriptor FetchingTransmit Interrupts Delayed Transmit Interrupts Transmission Process AssumptionsTCP/UDP Data FCS TCP Segmentation PerformancePacket Format TCP Segmentation Data Fetch Control3936 TCP Segmentation IndicationTCP Partial Pseudo-Header Checksum TCP Segmentation Use of Multiple Data DescriptorsIP and TCP/UDP Headers Version IP HdrOptions Type of service Version IP Hdr Length Fragment Fragment Offset LowOffset High Header Checksum Byte1 Byte0 Destination Port Destination Port Sequence NumberTCP Header Length Checksum Urgent Pointer OptionsByte3 Byte2 Byte1 Byte0 Source Port Destination Port Length ChecksumTransmit Checksum Offloading with TCP Segmentation 17. UDP Pseudo Header Diagram for IPv49 IP/TCP/UDP Header Updating 19. Overall Data Flow 9.2 TCP/IP/UDP Header for the Subsequent Frames 9.1 TCP/IP/UDP Header for the First Frame9.3 TCP/IP/UDP Header for the Last Frame IP/TCP/UDP Transmit Checksum OffloadingIpcss Receive and Transmit Description PCI PCI ConfigurationMandatory PCI Registers Address DescriptionSpecification Update for the latest stepping information Addr Base Address RegistersField Bits Read Initial Description Write Value All base address registers have the following fieldsOffset Space Expansion ROM Base AddressAddress Next Pointer Capabilities Linked ListBits Initial Value Description PCI definition for more details82547GI/EI Status Register LayoutByte Offset PCI-X Configuration RegistersPCI-X Capability ID Next CapabilityMaximum Memory Read Byte Count. This register sets PCI-X CommandBits Read Initial Write ValuePCI-X Status USC SCDBits Read Intial Description Write Value Reserved and Undefined Addresses Command Register as followsBits Read Initial Description Write Value 05h Message Signaled Interrupts1Message Signaled Interrupt Configuration Registers MSI Capability IDMessage Control 3.1.6 Commands3.1.4 Message Address 3.1.5 Message Upper AddressTransaction Cause PCI Commands PCI-X Commands Accepted PCI/PCI-X Command as a TargetPCI Commands Abr PCI-X Commands Transaction Target PCI Commands PCI-X CommandsMemory Write Operations PCI/PCI-X Command UsageMWI Bursts Master Write Command Usage AlgorithmRules for Memory Read Operations PCI-X Command UsageMemory Read Operations MW BurstsOutstanding Memory Read Cache Line Information1LAN Disable Interrupt Assignment 82547GI/EI OnlyTarget Transaction Termination CardBus Application 82541PI/GI/EI Only General Overview Eeprom InterfaceComponent Identification Via Programming Interface Component IdentificationStepping Vendor ID Device ID Description Eeprom Device and Interface Signature and CRC Fields Software AccessCommand Line Parameters Eeupdate UtilityFor the 82541xx and 82547GI Eeprom Address Map1Ethernet Controller Address Map Word Used Bit Image82546GB/EB only LAN a82545GM 82540EP 82541xx and 82547GI/EI only82545GM 82541xxASF 82540EP/EMWord Description Default HW Access GC/EI and 82541ER Eeprom Address MapAddress Hi Byte Low Byte Bit Name Description Ethernet Address Words 00h-02hSoftware Compatibility Word Word 03h Software Compatibility Word Word 03hPBA Number Word 08h, 09h SerDes Configuration Word 04hEeprom Image Version Word 05h Compatibility Fields Word 05h 07hInitialization Control Word 1 Word 0Ah Initialization Control Word 1 Word 0AhSubsystem Vendor ID Word 0Ch Subsystem ID Word 0BhInitialization Control Word 2 Word 0Fh Device ID Word 0Dh, 11h1Vendor ID Word 0Eh Initialization Control Word 2 Word 0Fh82541PI/GI Only OEM Reserved Words Words 10h, 11h, 13h 1Fh Common Power Word 12hSoftware Defined Pins Control Word 10h1, 20h PHY Register Address Data Words 10h, 11h, and 13h 1EhSoftware Defined Pins Control Word 10h, 20h CSA Port Configuration 2 Word 21h CSA Port Configuration 2 Word 21hBit Description Default Reserved Words 23h 2Eh 20 D0 Power Word 22h high byte21 D3 Power Word 22h low byte Circuit Control Word 21h10. Initial Management Control Register Settings Management Control Word 13h1, 23h282541PI/GI/EI and 82547GI/EI Only 11. SMBus Slave Address SMBus Slave Address Word 14h1 low byte, 24h low byteFor Address 24h High Byte / LAN a Initialization Control 3 Word 14h1 high byte, 24h high byte12. Initialization Control 82546GB/EB uses INTB#28 IPv6 Address words 17h 1Eh1 and 27h 2Eh LED Configuration Defaults Word 2Fh2Boot Agent Main Setup Options Word 30h 27 IPv4 Address Words 15h 16h1 and 25h 26h15. Boot Agent Main Setup Options Boot Agent Configuration Customization Options Word 31h DBSBBS DFU 16. Boot Agent Configuration Customization Options Word 31hSIG Mode17. Boot Agent Configuration Customization Options Word 32h Boot Agent Configuration Customization Options Word 32hIBA Secondary Port Configuration Words 34h-35h IBA Capabilities Word 33h18. IBA Capabilities Eeprom Images 19. WOL Mode and Functionality Word 0Ah20. WOL Mode and Functionality Word 20h Checksum Word Calculation Word 3FhNumber Parallel Flash Memory21. Flash Memory Manufacturers Manufacturer124 Flash Interface Operation Flash Control and AccessesWrite Accesses Read AccessesFlash Buffer Write Cycle 128 Assumptions Introduction to Power ManagementD3cold support Power States1.2 D0u State Dr StateTiming 1.3 D0a D0 active1.4 D3 Diagram # Power Up Off to Dr to D0u to D0aTransition from D0a to D3 and Back Without PCI Reset Transition From D0a to D3 and Back Without PCI ResetRST# Transition From D0a to D3 and Back with PCI ResetPCI Reset Sequence PCI Reset Without Transition to D3Next Item Pointer Byte Offset = 1 RO PCI Power Management RegistersBits Default Description Capability ID Byte Offset = 0 ROPower Management Capabilities PMC 2 Bytes Offset = 2 RO ReservedEeprom Software Developer’s Manual 139 Byte Offset = 7 RO Pmcsrbse Bridge Support Extensions3.6 Data Register Byte Offset = 6 ROWakeup Advanced Power Management WakeupAcpi Power Management Wakeup Wakeup Packets Pre-Defined FiltersDirected Exact Packet Offset Field Value Action Comment 3.1.3 BroadcastDirected Multicast Packet 3.1.4 Magic Packet*1Offset Field Value Action Comment Bytes ARP 3.1.5 ARP/IPv4 Request Packet1+ S a + D + S aOffset # of bytes Field Value Action Comment Directed IPv4 Packet1Directed IPv6 Packet1 + D + S IPX Diagnostic Responder Request Packet Example1Flexible Filter + S3.4 IPv6 Neighbor Discovery Filter1 Directed IPX Packet ExampleCRC Wakeup Packet Storage152 Link Interfaces Overview Ethernet Interface1.2 8B10B Encoding/Decoding Internal SerDes Interface/TBI Mode- 1Gb/s1Code OrderedSet Gmii 1 Gb/sCode Groups and Ordered Sets Code Group and Ordered Set UsageInternal Interface1 Duplex OperationMII 10/100 Mb/s Half Duplex Full DuplexPacket Bursting Carrier Extension 1000 Mb/s OnlyAuto-Negotiation and Link Setup2 Auto-Negotiation and Link Setup1Link Configuration in Internal Serdes/TBI Mode1 Link SpeedAuto-Negotiation Hardware Auto-Negotiation TXCW.txConfigWordBit Description Software Auto-NegotiationForcing Link Internal GMII/MII ModeForcing Speed Using Auto-Speed Detection ASDComments Regarding Forcing Link Automatic Detection of Link Speed using SPD-INDDuplex MII Management RegistersControl Bit Effect on Control Bits Internal SerDes Mode1 Control Bit ResolutionInternal Serdes Mode1 Hardware Enabled Internal Serdes1 Mode Software EnabledInternal PHY Mode Control Bit Resolution GMII/MII Mode PHY Speed IndicationInternal Serdes Mode1 Auto-Negotiation Skipped GMII/MII Mode Force Speed GMII/MII Mode Auto-Speed DetectionGMII/MII Mode Force Link Loss of Signal/Link Status IndicationInternal Serdes Mode Internal PHY ModeAdaptive IFS1 10/100 Mb/s Specific Performance EnhancementsRegister Name Description Flow ControlMAC Control Frames & Reception of Flow Control Packets 10. Flow Control Registers3x MAC Control Frame Format Transmission of Pause Frames Discard Pause Frames and Pass MAC Control FramesExternal Control of Flow Control Operation1 Software Initiated Pause Frame TransmissionPacket #Octets 802.1q Vlan Packet Format1 802.1q Tagged Frames Vlan Packet Format ComparisonStripping 802.1q Tags on Receives Transmitting and Receiving 802.1q Packets802.1q Vlan Packet Filtering Adding 802.1q Tags on TransmitsVFE Packet Reception Decision Table178 Selecting an LED Output Source Configurable LED Outputs1Blink Control Polarity InversionBlink Control 182 Auto-Negotiation PHY Functionality and FeaturesNext Page Exchanges Register Update1000BASE-T 11.2 MDI/MDI-X Crossover copper onlyStatus Pin11.2.2 10/100 Downshift 82540EP/EM Only Polarity Correction copper onlyPHY Power Management copper only Cable Length Detection copper onlyLink Down Energy Detect copper only 11.4.3 D3 Link-Up, Speed-Management Enabled copper only 11.4.4 D3 Link-Up, Speed-Management Disabled copper only11.4.2 D3 State, No Link Required copper only Initialization Mdio Control ModeOverview of Link Establishment Determining Link StateDetermining Duplex State Via Parallel Detection Configuration ResultFalse Link Forced Operation11.7.1 1000BASE-T Link CriteriaAuto Negotiation Parallel DetectionSmartSpeed Using SmartSpeedLink Enhancements 11.7.3 10BASE-TManagement Data Interface Low Power OperationPause And Asymmetric Pause Settings Asmdir Settings Pause SettingPowerdown via the PHY Register Smart Power-Down11.11 1000 Mbps Operation DSP ECHO, Next 4DPAM5 Transmit Fifo Transmit FunctionsTransmit/Receive Flow Spectral ShaperLow-Pass Filter Line DriverReceive Functions Viterbi Decoder/Decision Feedback Equalizer DFE 11.12 100 Mbps Operation11.13 10 Mbps Operation DescramblerPHY Line Length Indication 202 Features of Each MAC Introduction112.2.1 PCI/PCI-X interface 204 MAC Configuration Register Space 12.2.3 SDP, LED, INT# outputIO BAR Shared Eeprom Eeprom MapEeprom Arbitration Shared Flash Flash Access ContentionPin sampled LAN device controlled Enable/Disable Values Sampled on ResetPower Reporting Multi-Function AdvertisementInterrupt Use INTA# EnabledSummary Interrupt Line UsedRegister Conventions Register DescriptionsMemory and I/O Address Decoding Memory-Mapped Access to Internal Registers and MemoriesMemory-Mapped Access to Flash Memory-Mapped Access to Expansion ROMIoaddr IoaddrIodata Offset Abbreviation Name SizeAD C/BE#30 Bits Iodata Register Configurations82547GI/EI only Ethernet Controller Register SummaryCategory Offset Abbreviation Name 82544GC/EIIpat 82544GC Gprc XofftxcFcruc PRC64To the 82544GC/EI , 82541xx , or 82547GI CategoryAbbreviation Name Register 82544GC/EI , 82541xx , or 82547GI/EIPCI-X Register Access Split1 Main Register Descriptions Device Control RegisterCtrl 00000h R/W Field Bits Initial Description Value Ctrl Register Bit DescriptionSLU IlosSpeed ADVD3WUC FrcdplxSDP0DATA SDP1DATAField Bits Initial Description Little-Endian Data Ordering BEM = 0 64-bit mode Little-EndianDevice Status Register Status 00008h RStatus Register Bit Description TxoffTbimode Pcixspd AsdvPCI66 Pcixmode82544GC/EI Only EEPROM/Flash Control & Data RegisterEecd 00010h R/W Eecd Register Bit DescriptionEesize EereqEegnt EepresEeprom Read Register1 Eerd 00014h RWEeprom Read Register Bit Description Done Start Eeprom Read Register Bit Description 82541xx and 82547GI/EIFlash Access1 Flash Access FLAFLA 0001Ch R/W 23 16 Extended Device Control RegisterCtrlext 00018h, R/W 10. Ctrlext Register Bit DescriptionAsdchk SDP6IODIRSDP2IODIR SDP7IODIRLinkmode Vreg Power11. GPI to SDP Bit Mappings DownCTRL.RST Swdpinshi12 GC/EI Ctrlext Register Bit Description Swdpiohi13 GC/EI GPI to SDP Bit Mapping Mdic 00020h R/W MDI Control RegisterPhyadd 14. MDI Control Register Bit DescriptionRSV PHY REG Data Regadd15. PHY Register Bit Mode Definitions Register Mode DescriptionPHY Registers MSB Field Bits Description Mode HW Rst SW Rst242 LSB EnaxcRO,L Software Developer’s Manual 245 246 For the 82541xx and 82547GI/EI Pause 82544GC/EI only 82541xx82541xx 82547GI/EI 82541xx and 82547GI/EI only RF1 82544GC/EI OnlyANEG3 ANEG2Software Developer’s Manual 251 23. Link Partner Ability Register Base Page Bit Description1 100BASE-TX 82541xx and 82547GI/EI Only24. PHY Link Page Ability Bit Description1 10BASE-T1b 82541xx Software Developer’s Manual 255 Bits Field Description Mode HW Rst SW Rst ANEG1 MasterANEG0 MASTER/SLAVE258 Software Developer’s Manual 259 DIS NLP SFD PreenSoftware Developer’s Manual 263 264 Software Developer’s Manual 265 266 82541/GI/ER and 82547GI B1 82541EI/82547GI B0 stepping268 HCD NOK Software Developer’s Manual 271 272 Field Bits Description Mode HW Rst Ledactled SPEED1000LED SPEED100LED276 Software Developer’s Manual 277 Documented MDI Register 30 Operations1 51. MDI Register 30 OperationsTo Perform Operation MDI Read/Write Sequence Fcah 0002Ch R/W Flow Control Address LowFlow Control Address High Fcal 00028h R/WVET 00038h R/W Flow Control TypeVlan Ether Type FCT 00030h R/W57. Fcttv Register Bit Description Flow Control Transmit Timer ValueFcttv 00170h R/W 56. VET Register Bit DescriptionTransmit Configuration Word Register1 Txcw 00178h R/W58. Txcw Register Bit Description Rxcw 00180h R Receive Configuration Word Register159. Rxcw Register Bit Description LED1 ACTIVITY# LED0 LINKUP# LED Control1Ledctl 00E00h RW ANC60. LED Control Bit Description1 Mode Encodings for LED Outputs1Mode Pneumonic State / Event Indicated 61. Mode Encodings for LED OutputsField Bits Initial Value Description Packet Buffer AllocationPBA 01000H R/W 62. PBA Register Bit DescriptionInterrupt Cause Read Register ICR 000C0H R63. ICR Register Bit Description GPISDP6 RXT0Mdac RxcfgInterrupt Throttling Register1 ITR 000C4h R/WInterval Interrupt Cause Set Register ICS 000C8h W64. ICS Register Bit Description To the 82544GC/EI Interrupt Mask Set/Read RegisterIMS 000D0h R/W 65. IMS Register Bit DescriptionIMC 000D8h W Interrupt Mask Clear Register66. IMC Register Bit Description SBP Receive Control RegisterRctl 00100h R/W 67. Rctl Register Bit DescriptionRdmts MPELPE LBMCfien BAMBsize VFEPmcf BsexSecrc 68. Fcrtl Register Bit Description XON Enable 82544GC/EI , 82541xx , and 82547GI/EI onlyFlow Control Receive Threshold Low Fcrtl 02160h R/WFlow Control Receive Threshold High Fcrth 02168h R/W69. Fcrth Register Bit Description Rdbah 02804h R/W Receive Descriptor Base Address LowReceive Descriptor Base Address High Rdbal 02800hR/WRDH 02810h R/W Receive Descriptor LengthReceive Descriptor Head Rdlen 02808h R/WRdtr 02820h R/W Receive Delay Timer RegisterReceive Descriptor Tail RDT 02818hR/WRadv 0282Ch RW Receive Interrupt Absolute Delay Timer1Tctl 00400hR/W Receive Small Packet Detect Interrupt1Transmit Control Register Rsrpd 02C00h R/WTCTL.COLD 76. Tctl Register Bit DescriptionCold PSPNrtu Transmit IPG RegisterTipg 00410R/W RtlcIPGR2 IPGR1 Ipgt 77. Tipg Register Bit DescriptionAdaptive IFS Throttle AIT Aifs 00458R/WIPGR2 79. Tdbal Register Bit Description Transmit Descriptor Base Address LowTdbal 03800h R/W 78. Aifs Register Bit DescriptionTdlen 03808h R/W Transmit Descriptor Base Address HighTransmit Descriptor Length Tdbah 03804h R/WTransmit Descriptor Head TDH 03810h R/W82. TDH Register Bit Description Tidv 03820h R/W Transmit Interrupt Delay ValueTransmit Descriptor Tail TDT 03818h R/WTxdctl 03828h R/W TX DMA Control 82544GC/EI onlyTransmit Descriptor Control Txdmac 03000h R/WLwthresh RSV1 Gran RSV Wthresh Hthresh Pthresh 86. Txdctl Register Bit DescriptionLwthresh Transmit Absolute Interrupt Delay Value1Tadv 0382Ch RW GranTCP Segmentation Pad And Minimum Threshold Tspmt 03830h RW Tspbp TsmtTspbp Software Developer’s Manual 319 Wthresh RSV Hthresh Pthresh Receive Descriptor ControlRxdctl 02828h R/W 87. Rxdctl Register Bit Description3111 Receive Checksum ControlRxcsum 05000h R/W 88. Rxcsum Register Bit DescriptionIpofld TuofldIPV6OFL 89. MTA Register Bit Description Filter RegistersMulticast Table Array MTA1270 05200h-053FCh R/WDestination Address RAH 05404h + 8∗n R/W Receive Address LowReceive Address High RAL 05400h + 8*n R/WRAH Vlan Filter Table Array1VFTA1270 05600h 057FCh R/W 91. RAH Register Bit Description92. VFTA1270 Bit Description Wakeup RegistersWakeup Control Register WUC 05800h R/WSPM Wakeup Filter Control RegisterWufc 05808h R/W ApmpmeWUS 05810h R Wakeup Status Register330 Ipav 5838h R/W IP Address ValidField Dword # Address Bits Initial Value Description 13.6.5 IPv4 AddressIP4AT 05840h 05858h R/W2 AddressDword # Address Bits Initial Value Description 13.6.6 IPv6 AddressIP6AT 05880h 0588Ch R/W IPV6ADDR0Wakeup Packet Length Wakeup Packet Memory 128 BytesFlexible Filter Length Table LEN2 Flexible Filter Mask Table Ffmt 09000h 093F8h R/WLEN0 LEN1Statistics Registers Flexible Filter Value TableFfvt 09800h 09BF8h R/W Algnerrc 04004h R CRC Error CountAlignment Error Count Crcerrs 04000h RRxerrc 0400Ch R Symbol Error CountRX Error Count Symerrs 04008h RSCC 04014h R Missed Packets CountSingle Collision Count MPC 04010h RMCC 0401Ch R Excessive Collisions CountMultiple Collision Count Ecol 04018h RColc 04028h R Late Collisions CountCollision Count Latecol 04020h RTncrs 04034h R Defer CountTransmit with No CRS DC 04030h RCexterr 0403Ch R Sequence Error CountCarrier Extension Error Count SEC 04038h RXonrxc 04048h R Receive Length Error CountXON Received Count Rlec 04040h RXON Transmitted Count Xoff Received CountXoff Transmitted Count PRC64 0405Ch R FC Received Unsupported CountPackets Received 64 Bytes Count Fcruc 04058h RPRC255 04064h R Packets Received 65-127 Bytes CountPackets Received 128-255 Bytes Count PRC127 04060h RPRC1023 0406Ch R Packets Received 256-511 Bytes CountPackets Received 512-1023 Bytes Count PRC511 04068h RGprc 04074h R Packets Received 1024 to Max Bytes CountGood Packets Received Count PRC1522 04070h RMprc 0407Ch R Broadcast Packets Received CountMulticast Packets Received Count Bprc 04078h RGorcl 04088h R/GORCH 0408Ch R Good Packets Transmitted CountGood Octets Received Count Gptc 04080h RRnbc 040A0h R Good Octets Transmitted CountReceive No Buffers Count Gotcl 04090h R/ Gotch 04094 RRFC 040A8h R Receive Undersize CountReceive Fragment Count RUC 040A4h RRJC 040B0h R Receive Oversize CountReceive Jabber Count ROC 040ACh RManagement Packets Received Count1 Mgtprc 040B4h R129. RJC Register Bit Description Management Packets Dropped Count1 Management Pkts Transmitted Count1Total Octets Received 131. Totl and Toth Register Bit Descriptions Total Octets TransmittedTotl 040C8h R/W / Toth 040CCh R 130. Torl and Torh Register Bit DescriptionsTPT 040D4h R Total Packets ReceivedTotal Packets Transmitted TPR 040D0h RPTC127 040DCh R Packets Transmitted 64 Bytes CountPackets Transmitted 65-127 Bytes Count PTC64 040D8h RPTC511 040E4h R Packets Transmitted 128-255 Bytes CountPackets Transmitted 256-511 Bytes Count PTC255 040E0h RPTC1522 040ECh R Packets Transmitted 512-1023 Bytes CountPackets Transmitted 1024 Bytes or Greater Count PTC1023 040E8h RBptc 040F4h R Multicast Packets Transmitted CountBroadcast Packets Transmitted Count Mptc 040F0h RTsctfc 040FCh R TCP Segmentation Context Transmitted CountTCP Segmentation Context Transmit Fail Count Tsctc 040F8h RRdfh 02410h R/W Diagnostics RegistersReceive Data Fifo Head Register Receive Data Fifo Tail RegisterRdfts 02428h R/W Receive Data Fifo Head Saved RegisterReceive Data Fifo Tail Saved Register Rdfhs 02420h R/WTdfh 03410h R/W Receive Data Fifo Packet CountTransmit Data Fifo Head Register Rdfpc 02430h R/WTdfhs 03420h R/W Transmit Data Fifo Tail RegisterTransmit Data Fifo Head Saved Register Tdft 03418h R/WTdfpc 03430h R/W Transmit Data Fifo Tail Saved RegisterTransmit Data Fifo Packet Count Tdfts 03428h R/W152. PBM Bit Description Packet Buffer MemoryPBM 10000h 1FFFCh R/W 151. Tdfpc Register Bit Description370 General Configuration Power Up StateReceive Initialization General Initialization and Reset OperationTransmit Initialization Ipgt IPGR1 IPGR2 Fiber Copper 82544GC/EISignal Ball Name and Function Signal DescriptionsReceive Clock Signal InterfaceCarrier Sense Receive DataMII 10/100 Mbps Differences GMII/MII Features not SupportedSignal Functions Signal Function Pin Gmii 1000 Mbps OperationsAvoiding Gmii Test Modes MAC Configuration Signal Functions Not SupportedDirect PHY Indications to MAC CTRL.FD Link SetupCTRL.RFCE PHY Initialization 10/100/1000 Mb/s Copper MediaLanpwrgood Reset Operation382 Software Developer’s Manual 383 Initialization of Statistics Loopback DiagnosticsFifo State Fifo DataInternal Loopback TestabilityBypass Instruction Extest InstructionSAMPLE/PRELOAD Instruction Idcode Instruction388 Appendix Changes From 82544EI/82544GC New FeaturesEEC Register ChangesTable A-1. Register Changes Register OffsetSerial Flash Interface 82540EP/EM DifferencesNo TBI/Internal SerDes Interface Single-Port Functionality4 32-Bit PCI Support
Related manuals
Manual 54 pages 44.32 Kb
Top Page Image Contents