DRAM Timing Control
DRAM Slot
Use this item to view SPD data.
DRAM Timing Control
Use this item to control DRAM timing.
Power Down Enable
Use this item to enable or disable DDR power down mode.
Bank Interleaving
Interleaving allows memory accesses to be spread out over banks on the same node, or accross nodes, decreasing access contention.
Channel Interleaving
It allows you to enable Channel Memory Interleaving. Configuration op- tions: [Disabled], [Auto]. The default value is [Auto].
Voltage Configuration
DRAM Voltage
Use this to select DRAM Voltage. The default value is [Auto].
APU PCIE Voltage VDDP
Use this to select APU PCIE Voltage VDDP. The default value is [Auto].
SB Voltage
Use this to select SB Voltage. The default value is [Auto].
42
