CY7C1346H
Switching Waveforms
Read Cycle Timing[17]
tCYC
CLK
tCH
tADS tADH
ADSP
ADSC
tAS tAH
tCL
tADS tADH
ADDRESS
GW, BWE,
BW[A:D]
CE
A1
tCES tCEH
A2 | A3 | |
tWES tWEH | Burst continued with | |
new base address | ||
| ||
| Deselect | |
| cycle | |
tADVS | tADVH |
ADV
|
|
|
|
|
| ADV |
|
|
|
|
|
|
|
|
|
| suspends |
|
|
|
|
OE |
|
|
|
|
| burst. |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
| tOEV | tCO |
|
|
|
|
|
|
|
| tOEHZ | tOELZ | tDOH |
|
|
|
|
| tCHZ |
|
| tCLZ |
|
|
|
|
|
|
|
|
Data Out (Q) | Q(A1) |
| Q(A2) | Q(A2 + 1) | Q(A2 + 2) | Q(A2 + 3) | Q(A2) | Q(A2 + 1) | ||
|
| tCO |
|
|
|
|
|
| Burst wraps around | |
|
|
|
|
|
|
|
|
| ||
|
| Single READ |
|
|
|
| BURST READ |
| to its initial state | |
|
|
|
|
|
|
|
|
| ||
|
|
|
| DON’T CARE | UNDEFINED |
|
|
| ||
Note:
17. On this diagram, when CE is LOW, CE1 is LOW, CE2 is HIGH and CE3 is LOW. When CE is HIGH, CE1 is HIGH or CE2 is LOW or CE3 is HIGH.
Document #: | Page 11 of 16 |
[+] Feedback
