Cypress CY7C1511KV18, CY7C1513KV18, CY7C1515KV18, CY7C1526KV18 CY7C1513KV18, CY7C1515KV18

CY7C1511KV18, CY7C1526KV18
CY7C1513KV18, CY7C1515KV18
Document Number: 001-00435 Rev. *E Page 3 of 31
Logic Block Diagram (CY7C1513KV18)
Logic Block Diagram (CY7C1515KV18)
CLK
A(19:0)
Gen.
K
K
Control
Logic
Address
Register
D[17:0]
Read Add. Decode
Read Data Reg.
RPS
WPS
Control
Logic
Address
Register
Reg.
Reg.
Reg.
36
20
72
18
BWS[1:0]
VREF
Write Add. Decode
Write
Reg
36
A(19:0)
20
18
CQ
CQ
DOFF
Q[17:0]
18
18
18
Write
Reg
Write
Reg
Write
Reg
C
C
1M x 18 Array 1M x 18 Array 1M x 18 Array 1M x 18 Array
18
512K x 36 Array
CLK
A(18:0)
Gen.
K
K
Control
Logic
Address
Register
D[35:0]
Read Add. Decode
Read Data Reg.
RPS
WPS
Control
Logic
Address
Register
Reg.
Reg.
Reg.
72
19
144
36
BWS[3:0]
VREF
Write Add. Decode
Write
Reg
72
A(18:0)
19
512K x 36 Array 512K x 36 Array 512K x 36 Array
36
CQ
CQ
DOFF
Q[35:0]
36
36
36
Write
Reg
Write
Reg
Write
Reg
C
C
36
[+] Feedback