. . . . .
www.digiembedded.com 29
GPIO11 RXDC# DMA1_PDEN EIRQ2 (dup) SPI_RXD (boot) RXDC
GPIO12 RXCLKC / RIC# I2C_SDA RESET_DONE SPI_CLK (dup) RIC# 1
GPIO13 RXCLKC / RTSC#
/485CTLC
QDCQ Reserved SPI_CLK (boot) RXCLKC / RTSC#
GPIO14 TXCLKC / DTRC# DMA1_REQ PIC_0_CAN_RXD SPI_TXD (boot) TXCLKC
GPIO15 TXDC Timer9_In PIC_0_CAN_TXD SPI_EN# (boot) TXDC
GPIO16 D0 DCDB# EIRQ0 (dup) Reserved for upper data
lines
GPIO17 D1 CTSB# EIRQ1 (dup) Reserved for upper data
lines
GPIO18 D2 DSRB# EIRQ2 (dup) Reserved for upper data
lines
GPIO19 D3 RXDB EIRQ3 (dup) Reserved for upper data
lines
GPIO20 D4 RIB# DMA0_DONE (dup) Reserved for upper data
lines
GPIO21 D5 RTSB# / 485CTLB DMA0_PDEN (dup) Reserved for upper data
lines
GPIO22 D6 TXCLKB / DTRB# DMA1_DONE (dup) Reserved for upper data
lines
GPIO23 D7 TXDB PIC_1_CAN_RXD Reserved for upper data
lines
GPIO24 D8 DCDD# PIC_1_CAN_TXD Reserved for upper data
lines
GPIO25 D9 CTSD# RESET_DONE (dup) Reserved for upper data
lines
GPIO26 D10 DSRD# PIC_1_GEN_IO[0] Reserved for upper data
lines
GPIO27 D11 RXDD PIC_1_GEN_IO[1] Reserved for upper data
lines
GPIO28 D12 RID# PIC_1_GEN_IO[2] Reserved for upper data
lines
GPIO29 D13 RTSD# / 485CTLD PIC_1_GEN_IO[3] Reserved for upper data
lines
GPIO30 D14 TXCLKD / DTRD# Reserved Reserved for upper data
lines
Port
name,
Function
03
Alternate function
00 Alternate function
01 Alternate
function 02 Alternate
function 04 (only
GPIO00...GPIO15)
On module, default
used as