Integrated Graphics Subsystem

6.2 Functional Description

The Intel Q965 GMCH component includes an Intel Integrated Graphics Media Accelerator 3000 controller (Figure 6-1). This integrated graphics controller (IGC) operates internally of the PCIe x16 bus and can directly drive an external, analog multi-scan monitor at resolutions up to and including 2048 x 1536 pixels. The IGC includes a memory management feature that allocates portions of system memory for use as the frame buffer and for storing textures and 3D effects.

The IGC provides two SDVO channels that are multiplexed through the PCI Express graphics interface. These SDVO ports may be used by an Advanced Digital Display (ADD2) card installed in the PCI-E x16 graphics slot in driving two digital displays with a 200-megapixel clock.

 

 

 

 

 

 

Q965 GMCH

 

 

 

 

 

 

 

 

 

 

 

 

 

 

RGB

Integrated

 

 

 

 

 

 

 

 

 

 

 

SDRAM

Monitor

GMA 3000

 

 

 

 

 

 

 

 

 

 

 

Controller

 

 

 

 

 

Controller

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PCI-E

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PCI Express x16

 

& SDVO Data

 

 

 

 

 

 

 

 

PCI Expr. I/F

 

 

Graphics slot [1]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

NOTE:

[1]In USDT form factor, accepts reverse-layout SDVO ADD2 card only. In SFF, ST, MT, and CMT form factors, accepts normal-layout cards.

DDR2

SDRAM (System

Memory)

Figure 6-1. Q965-Based Graphics, Block diagram

The IGC provides the following features:

2x performance over previous generation controllers.

Rapid pixel and texel rendering using four pipelines that allow 2D and 3D operations to overlap, speeding up visual effects, reducing the amount of memory for texture storage.

Zone rendering for optimizing 3D drawing, eliminating the need for local graphics memory by reducing the bandwidth.

Dynamic video memory allocation, where the amount of memory required by the application is acquired (or released) by the controller.

Intelligent memory management allowing tiled memory addressing, deep display buffering, and dynamic data management.

Provides two serial digital video out (SDVO) channels for use by an appropriate ADD2 accessory card.

 

6-2

www.hp.com

Technical Reference Guide