Intel EMB-945T manual B.1 Programming, Configuring Sequence Description

Models: EMB-945T

1 59
Download 59 pages 43.98 Kb
Page 51
Image 51
B.1 Programming

Mini - ITX

E M B - 9 4 5 T

 

 

B.1 Programming

EMB-945T utilizes ITE 8712 chipset as its watchdog timer controller.

Below are the procedures to complete its configuration and the AAEON intial watchdog timer program is also attached based on which you can develop customized program to fit your application.

Configuring Sequence Description

After the hardware reset or power-on reset, the ITE 8712 enters the normal mode with all logical devices disabled except KBC. The initial state (enable bit ) of this logical device (KBC) is determined by the state of pin 121 (DTR1#) at the falling edge of the system reset during power-on reset.

Appendix B Programming the Watchdog Time B-2

Page 51
Image 51
Intel EMB-945T manual B.1 Programming, Configuring Sequence Description, Appendix B Programming the Watchdog Time B-2