The chipset has an embedded 32-bit posted write buffer to support delay transactions cycles. Select Enabled to support compliance with PCI spec- ification version 2.1. The settings are: Enabled (Default) and Disabled.
57
Chapter4