1. Introduction
This chapter provides a brief introduction to the Intel NetStructure® ZT 4807 Packet
Switched Rear Panel Transition Board (RPIO). It includes a product definition, a list of
product features, a “ZT 4807 Connector Plate” figure, a functional block diagram, and a
description of each block.
See Chapter 3, “Configuration,” for factory default settings and board options configurable
through the ZT 4807’s switches and cuttable traces.
See Appendix A, “Specifications,” for complete power and temperature requirements, as
well as connector locations, descriptions, pinout tables, and cable recommendations.

Unpacking

Please check the shipping carton for damage. If the shipping carton and contents are
damaged, notify the carrier and Intel for an insurance settlement. Retain the shipping carton
and packing material for inspection by the carrier. Do not return any product to Intel without
a Return Material Authorization (RMA) number. The "Technical Support/Return for Service"
topic in Appendix A provides contact information for obtaining an RMA number from Intel.
Warning: Like all equipment utilizing MOS devices, the ZT 4807 must be protected from
static discharge. Never remove any of the socketed parts except at a static-free
workstation. Use the anti-static bag shipped with your order to handle the boards.

Product Definition

The ZT 4807 is a single slot, 6U board providing rear-panel access to the I/O functions of
an Intel NetStructure® processor board with RPIO pin compatibility (see the pin definitions
for connector J5 in Appendix A). An example of a compatible board is the Intel
NetStructure® ZT 5504. The ZT 4807 is designed to function only in the RPIO slot of a
6U CompactPCI* system such as the Intel NetStructure® ZT 5090 4U General Purpose
Packet Switched Platform.
8