DRAM Date Integrity Mode : Select Non-ECC or ECC (error-correcting code), according to

the type of installed DRAM.

System BIOS Cacheable : Selecting “Enabled” allows caching of the system BIOS ROM at F0000h – FFFFFh, resulting in better system performance. However, if any program writes to this memory area, a system error may result. The settings are “Enabled” and “Disabled”.

Video BIOS Cacheable: Selecting Enabled allows caching of the video BIOS ROM at C0000h to C7FFFh, resulting in better video performance. However, if any program writes to this memory area, a system error may result.

Memory Hole At 15M-16M:You can reserve this area of system memory for ISA adapter ROM. When this area is reserved, it cannot be cached. The user information of peripherals that need to use this area of system memory usually discusses their memory requirements.

Delayed Transaction : The chipset has an embedded 32-bit posted write buffer to support delay transactions cycles. Select Enable to support compliance with PCI specification version 2.1.

Delay Prior to Thermal : The Delay Prior To Thermal BIOS feature controls the activation of the Thermal Monitor's automatic mode. It allows you to determine when the Thermal Monitor should be activated in automatic mode after the system boots.

Page 31
Image 31
Lanner electronic 19 1U Intel Pentium 4 Socket T Rackmount Network Security Platform, FW-7870 user manual