Package Information, 68L QFN THIN.EPS

Dual, 65Msps, 14-Bit, IF/Baseband ADC

MAX12557

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

			68L QFN THIN.EPS
PACKAGE OUTLINE
68L THIN QFN, 10x10x0.8mm
21-0142	C	1	2

PACKAGE OUTLINE
68L THIN QFN, 10x10x0.8mm
21-0142	C	2	2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

28____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

Printed USA

is a registered trademark of Maxim Integrated Products, Inc.

Page 28

Image 28

Maxim MAX12557 manual Package Information, 68L QFN THIN.EPS

Contents

Features General DescriptionApplications Ordering Information Parameter Symbol Conditions MIN TYP MAX Units DC Accuracy Dynamic Characteristics differential inputsAnalog Input INAP, INAN, INBP, Inbn Conversion Rate Parameter Symbol Conditions MIN TYP MAX Units Internal Reference Refout Interchannel CharacteristicsVcom Clock Inputs CLKP, Clkn DIFFCLK/ Seclk = GND, Clkn = GNDDIFFCLK/ Seclk = OV DD Digital Inputs DIFFCLK/ SECLK, G/ T, PD, DIV2, DIV4 Power Requirements D0A-D13A, DoraDIFFCLK/SECLK = GND DIFFCLK/SECLK = Ovdd Timing Characteristics Figure Typical Operating CharacteristicsFFT Plot 32,768-POINT Data Record MAX12557 TWO-TONE IMD Plot 16,384-POINT Data Record THD, Sfdr vs. Clock Speed FIN = 70MHz, AIN = -0.5dBFS FCLK = 65.00352MHz, fIN = 175MHz PDISS, Iovdd DigitalVs. Digital Supply Voltage FCLK = 65.00352MHz, fIN = 175MHz SNR, Sinad vs. Clock Duty Cycle FIN = 70MHz, AIN = -0.5dBFS Gain Error vs. Temperature PIN Name Function Pin DescriptionSame side of the PC board D0B D1BD2B D3B Detailed Description ShrefRefout Refin Functional Diagram Reference Configurations Reference ModeAnalog Inputs and Input Track-and-Hold T/H Amplifier Reference Output Clock Duty-Cycle Equalizer Clock Input and Clock Control Lines Data-Valid Output System Timing RequirementsDIV4 DIV2 Function Output Codes vs. Input Voltage Power-Down Input Vrefp Vrefn Binary-to-Gray and Gray-to-Binary Code Conversion Single-Ended AC-Coupled Input Signal Using Transformer CouplingApplications Information Buffered External Reference Drives Multiple ADCs Unbuffered External Reference Drives Multiple ADCs Grounding, Bypassing, and Board Layout MAX12557 Parameter Definitions Aperture Delay Full-Power BandwidthOverdrive Recovery Time Total Harmonic Distortion THD Gain Matching Pin ConfigurationOffset Matching Package Information 68L QFN THIN.EPS