Manuals / Brands / Lawn and Garden / Portable Generator / Renesas / Lawn and Garden / Portable Generator

Renesas HD151TS207SS DC Electrical Characteristics / 3V66 Buffer (CK409T Type5 Buffer), AC Electrical Characteristics / 3V66 Buffer

1 38

Download 38 pages, 205.77 Kb

HD151TS207SS

Rev.1.00, Apr.25.2003, page 31 of 38

DC Electrical Characteristics / 3V66 Buffer (CK409T Type5 Buffer)

Ta = 0°C to 70°C, VDD = 3.3 V

Item Symbol Min Typ *1 Max Unit Test Conditions

VOH 3.1 VI

OH = –1 mA, VDD = 3.3 VOutput Voltage

VOL 50 mV IOL = 1 mA, VDD = 3.3 V

IOH –33 mA VOH = 1.0 VOutput Current

IOL 30 mA VOL = 1.95 V

Note: 1. For conditions shown as Min or Max, use the appropriate value specified under recommended

operating conditions.

AC Electrical Characteristics / 3V66 Buffer

Ta = 0°C to 70°C, VDD = 3.3 V, CL = 30 pF

Item Symbol Min Typ Max Unit Test Conditions Notes

Cycle to cycle jitter tCCS |250| ps Fig.1 Note1

3V66 Buffer (3V66 (4:0))

Group Skew tskS 0 250 ps Rising edge

@1.5 V to 1.5 V

Fig.2

Slew rate tSL 1.0 4.0 V/ns 0.4V to

2.4 V

Clock Period 14.998 ns

Clock Duty Cycle 455055%

3V66 (4:0) leads

33 MHz PCI 1.5 3.5 ns

Note: 1. Difference of cycle time between two adjoining cycles.

Contents

Main HD151TS207SS Mother Board Clock Generator for Intel P4+ Chipset (Springdale) Description Features Page Rev.1.00, Apr.25.2003, page 3 of 38 Pin Arrangement PCI_STOP#, PWRDWN# = 150 k Internal Pull-up Pin Descriptions HD151TS207SS Pin Descriptions (cont.) Block Diagram * : Latched Input pin. HD151TS207SS I2C Controlled Register Bit Map Byte0 Control Register Table1 Clock Frequency Function Table Table2 Test Clock select table Table3 FS_A and FS_B pin Input level Byte1 Control Register Byte2 Control Register Table4 CPU Clock Power Management Truth Table Table5 SRC Clock Power Management Truth Table Byte3 Control Register Byte4 Control Register Byte5 Control Register Byte6 Control Register Byte7 Vendor Identification Register Byte8 Read Back Byte Count Register Byte9 Control Register Table6 Clock Frequency Function Table Byte10 Control Register Byte11 Control Register HD151TS207SS Byte12 Control Register Byte13 Control Register Byte14 Control Register Byte15 Control Register Byte16 Control Register How to set VCO2 frequency to 666 MHz. How to read actual frequency of VCO2 and CPU clock Byte20 Control Register Byte21 Control Register HD151TS207SS Byte22 Control Register Byte23 Control Register Byte24 Control Register Byte25 Control Register Byte26 Control Register Byte27 Control Register Byte28 Control Register Byte29 Control Register Clock Stop Timing Diagram PCI_STOP# Assertion/De-assersion PWRDWN# Assertion/De-assersion Renesas clock generator I2C Serial Interface Operation Renesas clock generator I2C Serial Interface Operation (cont.) Absolute Maximum Ratings Recommended Operating Conditions DC Electrical Characteristics / Serial Input Port AC Electrical Characteristics / Serial Input port DC Electrical Characteristics CPU/CPU# Clock Ta = 0C to 70C, VDD = 3.3 V, Iref = 475 AC Electrical Characteristics CPU/CPU# Clock (CPU at 0.7V Timing) Ta = 0C to 70C, VDD = 3.3 V, CL = 2 pF, Rs = 33.2 , Rp = 49.9 DC Electrical Characteristics SRC/SRC# Clock Ta = 0C to 70C, VDD = 3.3 V, Iref = 475 AC Electrical Characteristics SRC/SRC# Clock (SRC at 0.7V Timing) Ta = 0C to 70C, VDD = 3.3 V, CL = 2 pF, Rs = 33.2 , Rp = 49.9 DC Electrical Characteristics / 3V66 Buffer (CK409T Type5 Buffer) AC Electrical Characteristics / 3V66 Buffer DC Electrical Characteristics / PCI & PCIF Clock (CK409T Type5 Buffer) AC Electrical Characteristics / PCI & PCIF Clock DC Electrical Characteristics / USB & VCH 48MHz Clock (CK409T Type3A Buffer) AC Electrical Characteristics / USB & VCH 48MHz Clock Ta = 0C to 70C, VDD = 3.3 V, CL = 20 pF DC Electrical Characteristics / DOT Clock (CK409T Type3B Buffer) AC Electrical Characteristics / DOT Clock Ta = 0C to 70C, VDD = 3.3 V, CL = 10 pF DC Electrical Characteristics / REF Clock (CK409T Type5 Buffer) AC Electrical Characteristics / REF Clock Clock Out tcycle n t = (tcycle n) - (tcycle n+1) tcycle n+1 Fig.1 Cycle to Cycle Jitter (3.3V Single Ended Clock Output) Fig.2 Output Clock Skew (3.3V Single Ended Clock Output) Fig.3 Load Circuit for CPU/CPU# Package Dimensions Unit : mm Rev.1.00, Apr.25.2003, page 38 of 38 Keep safety first in your circuit designs! Colophon 0.0 http://www.renesas.com Copyright 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan.