– 9 –
ICX418ALB
(3) Horizontal transfer clock waveform(4) Reset gate clock waveformVRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period fromPoint A in the above diagram until the rising edge of RG. In addition, VRGL is the average value of VRGLH andVRGLL.VRGL = (VRGLH + VRGLL)/2
Assuming VRGH is the minimum value during the period twh, then:VφRG = VRGH – VRGLNegative overshoot level during the falling edge of RG is VRGLm.(5) Substrate clock waveform100%
90%
10%
0%
VSUB tr tftwh
φM
2
φM
VφSUB
tr twh tf
90%
10%
twl
Vφ
H
V
HL
Point A
twl
VφRG
VRGH
VRGL
VRGLH
RG waveform
VRGLL
Hφ1 waveform
twhtr tf
+2.5V
VRGLm
VRGL + 0.5V