Pin No. |
| Pin Name | I/O |
| Description |
| |||
|
|
|
|
|
|
|
| ||
47 |
| UNIREQ | O | Data request signal output terminal (for SONY bus) | “H”: request on Not used (open) | ||||
48 |
| UNICKIO | I/O | Serial clock signal input from the master controller (IC501) or serial clock signal output to the | |||||
| SONY bus interface (IC701) and master controller (IC501) (for SONY bus) |
| |||||||
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
| ||
49 |
|
| UNISI | I | Serial data input from the SONY bus interface (IC701) |
| |||
|
|
|
|
|
|
|
| ||
50 |
|
| UNISO | O | Serial data output to the SONY bus interface (IC701) |
| |||
|
|
|
|
|
|
| |||
51 |
| O | Serial data transfer clock signal output to the CXD2652AR (IC301) and CXA2523AR (IC302) | ||||||
|
|
|
|
|
|
|
| ||
52 |
|
| I | Reading serial data signal input from the CXD2652AR (IC301) |
| ||||
|
|
|
|
|
|
|
|
|
|
53 |
|
| NCO | O | Not used (open) |
|
|
| |
54 |
|
| SENS | I | Internal status (SENSE) input from the CXD2652AR (IC301) |
| |||
55 |
| I | Interrupt status input from the CXD2652AR (IC301) |
| |||||
|
| ||||||||
|
|
|
|
|
|
|
|
| |
56 |
| I | Detection input from the sled |
|
| ||||
| The optical |
|
| ||||||
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
| |
57 |
| I | Eject request signal input terminal | “L”: eject on | Not used (fixed at “H”) |
| |||
|
|
|
|
|
|
| |||
58 |
| O | PWM error monitor output terminal (C1and ATER is output when test mode) | Not used (open) | |||||
|
|
|
|
|
|
| |||
59 |
| O | Reset signal output to the PCM1718E (IC101), CXD2652AR (IC301) and BH6511FS (IC303) | ||||||
| “L”: reset |
|
|
| |||||
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
| |||
60 |
|
| I | Battery detect signal input from the SONY bus interface (IC600) and battery check circuit | |||||
|
| “H”: battery on |
|
|
| ||||
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
| |||
61 |
| I | SONY bus on/off control signal input from the master controller (IC700) “L”: bus on | ||||||
|
|
|
|
|
|
|
| ||
62 |
|
| SQSY | I | Subcode Q sync (SCOR) input from the CXD2652AR (IC301) |
| |||
|
| “L” is input every 13.3 msec Almost all, “H” is input |
| ||||||
|
|
|
|
|
|
| |||
|
|
|
|
|
|
| |||
63 |
|
| I | Inputs the disc loading start or disc eject completion detect switch detection signal | |||||
|
| “L”: When start or eject completed of the disc loading operation |
| ||||||
|
|
|
|
|
|
| |||
|
|
|
|
| |||||
64 |
| O | Serial data latch pulse signal output to the CXD2652AR (IC301) and CXA2523AR (IC302) | ||||||
65 |
| O | Power supply on/off control signal output of the MD mechanism deck section main power supply | ||||||
| “H”: power on |
|
|
| |||||
|
|
|
|
|
|
|
|
| |
|
|
|
|
| |||||
66 |
| DEEMP | O | Emphasis on/off control signal output to the PCM1718E (IC101) “H”: emphasis on | |||||
|
|
|
|
|
|
| |||
67 |
| O | Audio muting on/off control signal output terminal |
|
| ||||
|
|
|
|
|
|
|
|
| |
68 |
|
| NCO | O | Not used (open) |
|
|
| |
|
|
|
|
|
| ||||
69 |
| TSTCKO | O | Output of clock signal for the test mode display Not used (open) |
| ||||
|
|
|
|
|
|
| |||
70 |
|
| TSTSO | O | Output of data for the test mode display Not used (open) |
| |||
|
|
| |||||||
71 |
| TSTMOD | I | Setting terminal for the test mode | “L”: test mode, “H”: normal mode |
| |||
72 |
|
| VCC | — | Power supply terminal (+5V) |
|
|
| |
|
|
|
|
| |||||
|
|
|
|
|
|
|
|
| |
73 |
|
| NIL | I | Not used (fixed at “H”) |
|
|
| |
|
|
|
|
|
|
| |||
74 to 77 |
| TOUT0 to TOUT3 | O | Output of the 4⋅ 8 matrix test keys | Not used (open) |
| |||
|
|
|
|
|
| ||||
78 to 80 |
| TIN0 to TIN2 | I/O | Input of the 4⋅ 8 matrix test keys (“L” is always output, except in test mode) | Not used (open) | ||||
|
|
|
|
|
|
|
|
|
|
*1 Loading motor (M903) control
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Operation |
|
| IN |
|
| OUT |
|
| BRAKE |
|
| STOP |
| |
| Terminal |
|
|
|
|
|
|
|
|
|
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| LOAD (pin 6) |
| “H” |
| “L” |
| “H” |
| “L” | ||||||||
| EJECT (pin 7) |
| “L” |
| “H” |
| “H” |
| “L” | ||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
45