Philips ISP1301 manual Schematics of the evaluation board

Page 14

Philips Semiconductors

 

ISP1301 USB OTG Transceiver Eval Kit User’s Guide

 

 

Table 7-3: OTG Controller interface J8 pin assignment

 

 

 

 

 

 

 

 

 

Pin no

 

Pin name

Pin no

 

Pin name

 

 

1

 

GND

9

 

GND

 

 

2

 

VIO

10

 

OE_TP_INT_N

 

 

3

 

GND

11

 

GND

 

 

4

 

INT_N

12

 

DAT_VP

 

 

5

 

GND

13

 

GND

 

 

6

 

SDA

14

 

SE0_VM

 

 

7

 

GND

15

 

GND

 

 

8

 

SCL

16

 

RCV

 

 

 

Table 7-4: OTG Controller interface J3 pin assignment

 

 

 

 

 

 

 

 

Pin no

 

Pin name

Pin no

 

Pin name

 

 

1

 

GND

9

 

GND

 

 

2

 

VBAT

10

 

SPEED

 

 

3

 

GND

11

 

GND

 

 

4

 

n. c.

12

 

SUSPEND

 

 

5

 

GND

13

 

GND

 

 

6

 

ADR

14

 

VM

 

 

7

 

GND

15

 

GND

 

 

8

 

RESET_N

16

 

VP

 

8. Schematics of the evaluation board

UM10028_1

 

© Koninklijke Philips Electronics N.V. 2003. All rights reserved.

User’s Guide

Rev. 1.0—February 2003

14 of 18

Image 14
Contents UM100281 ISP1301 USB OTG Transceiver Eval Kit User’s Guide Disclaimer Contents Figures Introduction System requirementsI2C master selection Configurations and settingsPower requirements USB interface ResetLocation of major components Audio interfaceTest program 1301.EXE IntroductionRunning the test program Using menusReset all registers Choose I2C slave address for ISP1301List all registers Read/Write registerSelect Mode of Operation Enable/Disable charge-pumpFunctional description Block diagramHardware description Power manager Connector pin informationDB-25 PC parallel port connector J10 pin assignment Audio interfaceSchematics of the evaluation board 5VOUT VIO SDA5V Bill of Materials Part Type Quantity Designator FootprintReferences