Philips ISP1301 manual Configurations and settings, Power requirements, I2C master selection

Page 6

Philips Semiconductors

ISP1301 USB OTG Transceiver Eval Kit User’s Guide

3. Configurations and settings

3.1.Power requirements

By default, the ISP1301 board is powered by a +5.0 V power supply through the DC jack (J12, inner +). The +5.0 V power can also be supplied from the USB Type-B connector (J4). However, when J4 is connected to a USB port on the PC, leave the USB mini-AB connector (J9) unconnected. If an external microprocessor is used to control the I2C controller chip PCF8584 (U4), the +5.0 V power can also be supplied from pin 16 and pin 18 of the microprocessor connector (J13).

When the +5.0 V power is correctly applied to the board, LED2 (green) will turn ON.

Table 3-1: +5.0 V power selection

Jumper

Descriptions

 

JP6

Short 1(UP5V) and 2 (+5V):

+5.0 V from the microprocessor interface (pin 16 or 18 of J13)

 

Short 3

(H_VBUS) and 4 (+5V): +5.0 V from the VBUS line of the USB connector (pin 1 of J4)

 

Short 5

(EXT5V) and 6 (+5V):

+5.0 V from the DC jack (J12, inner +) [default]

The power supply (VBAT pin) for the ISP1301 can be provided either from the onboard +3.3 V source or from the OTG Controller interface (pin 2 of J3).

Similarly, the power supply for the VIO (called VDD_LGC either from the onboard +3.3 V source or from the

in the ISP1301 datasheet) pin of the ISP1301 can be provided OTG Controller interface (pin 2 of J8).

 

Table 3-2: VBAT and VIO selection

Jumper

Descriptions

JP2

Short: VBAT from the onboard +3.3 V source [default]

 

Open: VBAT from the pin 2 of J3

JP5

Short: VIO from the onboard +3.3 V source [default]

 

Open: VIO from the pin 2 of J8

3.2.I2C master selection

The I2C master controller can be supplied from any one of three sources:

PC parallel port (software I2C master)

Philips I2C controller chip PCF8584 (hardware I2C master)

External I2C master that is connected to the I2C header J11.

Table 3-3: I2C master selection

Jumper

Descriptions

JP3

Short 1 (SDA_8584) and 2 (SDA5V): SDA from PCF8584

 

Short 2 (SDA5V) and 3 (SDA_PC): SDA from PC parallel port [default]

 

Open:

SDA from I2C connector (pin 4 of J11)

JP4

Short 1

(SCL_8584) and 2 (SCL5V): SCL from PCF8584

 

Short 2

(SCL5V) and 3 (SCL_PC): SCL from PC parallel port [default]

 

Open:

SCA from I2C connector (pin 3 of J11)

Note: SCL and SDA come from the same I2C master.

UM10028_1

 

© Koninklijke Philips Electronics N.V. 2003. All rights reserved.

User’s Guide

Rev. 1.0—February 2003

6 of 18

Image 6
Contents UM100281 ISP1301 USB OTG Transceiver Eval Kit User’s Guide Disclaimer Contents Figures Introduction System requirementsConfigurations and settings Power requirementsI2C master selection USB interface ResetLocation of major components Audio interfaceTest program 1301.EXE IntroductionRunning the test program Using menusReset all registers Choose I2C slave address for ISP1301List all registers Read/Write registerSelect Mode of Operation Enable/Disable charge-pumpBlock diagram Hardware descriptionFunctional description Power manager Connector pin informationDB-25 PC parallel port connector J10 pin assignment Audio interfaceSchematics of the evaluation board 5VOUT VIO SDA5V Bill of Materials Part Type Quantity Designator FootprintReferences