Quatech DS-102 user manual Fifo Interrupt Mode Operation 16550 Uart only

Page 29

FIFO INTERRUPT MODE OPERATION (16550 UART only)

When the receiver FIFO and receiver interrupts are enabled:

1.The receive data interrupt is issued when the receive FIFO reaches the trigger level. The interrupt is cleared as soon as the receive FIFO falls below the trigger level.

2.The Interrupt Identification Register's receive data available indicator is set and cleared along with the receive data interrupt when the receive FIFO falls below the trigger level.

3.The data ready indicator is set as soon as a character is transferred into the receiver FIFO and is cleared when the FIFO is empty.

4.A FIFO timeout interrupt will occur if the receive FIFO contains at least one character, at least four character-times have passed since receipt of the last character, and the last read of the FIFO by the CPU was done more than four character-times ago.

5.Timeout interrupts are cleared when a read of the receive FIFO is done.

6.The receive FIFO timeout timer is reset whenever a new character is received into the FIFO or a read of the FIFO is done.

When the transmit FIFO and transmit interrupts are enabled:

1.The transmitter holding register empty interrupt occurs when the transmit FIFO is empty, and is cleared when a character is written to the FIFO or when the Interrupt Identification Register is read.

2.Transmitter FIFO empty indications are delayed by one character-time less the last stop bit time when the transmitter holding register is empty and there have not been at least two bytes together in the transmit FIFO since the last time the transmitter holding register was empty.

3.The first transmitter interrupt after enabling the FIFO mode will be immediate if that interrupt is enabled.

Quatech DS-102 User's Manual

23

Page 28 Page 30
Image 29
Page 28 Page 30
Contents DS-102 Page VII. Specifications VIII. Troubleshooting IV. Setting Interrupt Levels IrqsTable of Contents External Connections VI. Serial Port Functional DescriptionPage Date of Purchase Model Number Page General Information Port Address IRQ Enabled ? Diagram of DS-102 Examination of a serial port base address Setting the addressSerial 1 uses SW1 Serial 2 uses SW2 Recommended addresses for serial ports Enabling or disabling portsThis page intentionally left blank Serial Channel Connection Interrupt Operation Interrupt SharingExternal Connections J7 -- Serial J8 -- Serial DS-102 connector definitions for RS-232-C This page intentionally left blank VI. Serial Port Functional Description Dlab Accessing the Serial Port registersInterrupt Identification Register Interrupt Enable RegisterInterrupt Identification Register bit definitions RXT0 Fifo Control Register 16550 onlyStkp EPS PEN Parity Line Control RegisterAre being used Modem Control RegisterLine Status Register bit definitions Line Status RegisterScratchpad Register Modem Status RegisterWhen the receiver Fifo and receiver interrupts are enabled Fifo Interrupt Mode Operation 16550 Uart onlyFifo polled mode operation 16550 Uart only Baud Rate Selection Factory default026 16450 16550 optional VII. SpecificationsComputer will not boot up

DS-102 specifications

Quatech DS-102 is a prominent device in the realm of serial device servers, designed to facilitate seamless communication between Ethernet networks and serial devices. This robust solution caters to various industries, including manufacturing, telecommunications, and data center operations, where reliable and efficient data transmission is critical.

A key feature of the Quatech DS-102 is its dual-port architecture, which allows users to connect two serial devices simultaneously. This capability is particularly advantageous in scenarios where multiple connections are necessary, enabling cost savings and simplified management. Supporting a wide range of serial protocols, including RS-232, RS-422, and RS-485, the DS-102 ensures compatibility with a diverse array of equipment.

The DS-102 employs advanced technology to ensure reliable performance. It utilizes a potent ARM-based processor that enhances data handling and decreases latency. Additionally, the device features embedded firmware that supports TCP/IP protocol stacks. This integration is pivotal for enabling remote access and management of serial devices, significantly improving operational efficiency.

One of the standout characteristics of the Quatech DS-102 is its ease of installation and configuration. The device is designed to be user-friendly, enabling quick deployment in various environments. The inclusion of a web-based configuration interface simplifies network settings and device management, providing users with intuitive access to essential functions.

Robust security protocols are also at the forefront of the DS-102's design. It supports TLS/SSL encryption to secure data transmission, ensuring that sensitive information remains protected during communication. The device is built with reliability in mind, featuring durable hardware that withstands industrial conditions, further enhancing its appeal for demanding applications.

In terms of flexibility, the Quatech DS-102 can be integrated with various operating systems, including Windows, Linux, and Mac OS, making it versatile for a range of technical environments. Its compatibility with popular software applications further streamlines operations, allowing for easy incorporation into existing systems.

Overall, the Quatech DS-102 stands out as a powerful solution for serial-to-Ethernet communication. With its dual-port capability, advanced technology, user-friendly configuration, and robust security features, it represents an ideal choice for businesses seeking to enhance their data management capabilities. As organizations continue to embrace IoT and automation, the DS-102 is well-positioned to play a vital role in connecting the legacy serial devices with modern Ethernet networks seamlessly.
Top Page Image Contents