AMD CS5535 manual List of Figures, GeodeLink Architecture Topology

Page 5

List of Figures	32430C

List of Figures

Figure 3-1. GeodeLink™ Architecture Topology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Figure 4-1. Clock Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Figure 7-1. GLIU Descriptor Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

Figure 7-2. CPU Core Cache Descriptors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

Figure 7-3. CPU Core Cache Region Configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Figure 7-4. GeodeROM Flow - GX Processor/CS5535 Device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

AMD Geode™ GX Processor/CS5535 Companion Device GeodeROM Porting Guide

5

Image 5

Contents Publication ID 32430C AprilTrademarks Advanced Micro Devices, Inc. All rights reservedContents Contents GeodeLink Architecture Topology List of FiguresList of Figures List of Tables List of Tables Introduction Overview1Assumption Example MSR Transaction Model Specific Registers2Load MSR specified by ECX into Edxeax Write the value in Edxeax to MSR specified by ECXModel Specific Registers AMD Geode GeodeLink Architecture3GX Processor CS5535 Companion DeviceDescriptors GeodeLink MSR AddressingAddressing Example Memory Descriptor TypesProcessor Initialization Set Clocks and ResetSysref Mdiv VdivCPU Identification Calculating Processor SpeedMemory Controller Initialization Size Memory Test Extended DramGeodeLink Modules Initialization Default Region Configuration Properties Bit Descriptions Descriptor MSR Address Glpci RegionsDescriptor Allocation Chipset ID AMD Geode CS5535 Companion Device InitializationSet ID Select Idsel Gliu InitializationIRQ Mapper Multi Function General Purpose Timers MFGPTsKeyboard Emulation Logic KEL 1+ System Management Bus SMBusAcpi Power Management LogicFlash Interface Other Legacy DD InitializationATA-5 / Hard Drive Initialization Diverse Device I/O LocationsUniversal Serial Bus USB 7 AC97 Audio Controller InitializationPCI Bus Initialization Virtual System Architecture InitializationGeodeLink Control Processor Initialization Allocate Processor Frame Buffer and VSA2 MemoryInitialize Graphics Subsystem Miscellaneous InitializationsMonochrome Support Dual Monitor Support32430C Clocking Implementation5Scratchpad Initialization Post CodesImplementation Setup Options6 32430C VSA Memory7MapROM VSA PCI Memory MappedFrame Buffer GeodeROM Flow GX Processor/CS5535 Device VSA Table A-1. Revision History Document Revision HistoryRevision # Revisions / Comments Initial release