Preliminary Information
26237C | AMD Athlon™ XP Processor Model 10 Data Sheet |
8.9SYSCLK and SYSCLK# DC Characteristics
Table 15 shows the DC characteristics of the SYSCLK and SYSCLK# differential clocks. The SYSCLK signal represents CLKIN and RSTCLK tied together while the SYSCLK# signal represents CLKIN# and RSTCLK# tied together. For more information about SYSCLK and SYSCLK#, see “SYSCLK and SYSCLK#” on page 77 and Table 23, “Pin Name Abbreviations,” on page 56.
Table 15. SYSCLK and SYSCLK# DC Characteristics
Symbol | Description | Min | Max | Units |
|
|
|
|
|
Crossing before transition is detected (DC) | 400 |
| mV | |
Crossing before transition is detected (AC) | 450 |
| mV | |
ILEAK_P | Leakage current through |
| mA | |
ILEAK_N | Leakage current through |
| 1 | mA |
VCROSS | Differential signal crossover |
| VCC_CORE / 2±100 | mV |
CPIN | Capacitance * | 4 | 25 * | pF |
Note:
* The following processor inputs have twice the listed capacitance because they connect to two input
Figure 11 shows the DC characteristics of the SYSCLK and
SYSCLK# signals.
VCROSS
Figure 11. SYSCLK and SYSCLK# Differential Clock Signals
Chapter 8 | Electrical Data | 35 |