Analog Devices ADSP-21364 system manual Codec Setup Switch SW7, Switch Settings

Page 44

Switch Settings

Codec Setup Switch (SW7)

The codec setup switch (SW7) can re-route signals going to the AD1835A codec and can setup the communication protocol of the codec.

Positions 1 and 2 determine the clock routing for the audio oscillator to the codec and to the processor. Figure 2-5illustrates how the switch positions 1 and 2 connect on the board. In the default position, route the DAI_P17 pin to DAIP6 (in software) to clock the AD1835A.

ADSP-21364 Processor

AD1835 Codec

DAI_P6

DAI_P17

MCLK

12.288MHz

OSC

SW7.1

SW7.2

Figure 2-5. Audio Clock Routing

Position 3 of the SW7 switch determines if the AD1835A device is a master or is a slave. If the AD1835A is a master, the device’s serial interface gen- erates the frame sync and clock signals necessary to transfer data. When the device is a slave, the processor must generate the frame sync and clock signals. By default, position 3 is ON, and the AD1835A generates the con- trol signals.

Position 4 of SW7 disconnects the AD1835A’s ADC_DATA pin from the DAI interface. This is useful when the DAI interface connects to another device.

2-10

ADSP-21364 EZ-KIT Lite Evaluation System Manual

Image 44
Contents ADSP-21364 EZ-KIT Lite Evaluation System Manual Limited Warranty Trademark and Service Mark NoticeCopyright Information DisclaimerRegulatory Compliance Page Contents Using ADSP-21364 EZ-KIT Lite ADSP-21364 EZ-KIT Lite Evaluation System Manual Vii Index Preface Page Preface Purpose of This Manual Purpose of This ManualIntended Audience Manual Contents What’s New in This Manual What’s New in This ManualTechnical or Customer Support MyAnalog.com Supported ProcessorsProduct Information Product Information Processor Product InformationRelated Documents Online Technical Documentation Related VisualDSP++ PublicationsAccessing Documentation From VisualDSP++ Accessing Documentation From WindowsVisualDSP++ Documentation Set Accessing Documentation From WebPrinted Manuals Data Sheets Notation ConventionsNotation Conventions Hardware Tools Manuals Processor ManualsADSP-21364 EZ-KIT Lite Evaluation System Manual Xxi Notation Conventions Using ADSP-21364 EZ-KIT Lite Package Contents Default Configuration Using ADSP-21364 EZ-KIT LiteDefault Configuration Installation and Session Startup Installation and Session Startup Evaluation License Restrictions External MemoryAnalog Audio Analog AudioUsing ADSP-21364 EZ-KIT Lite LEDs and Push Buttons LEDs and Push ButtonsProcessor Pin Mapped as Flag Example Programs Example ProgramsBackground Telemetry Channel ADSP-21364 EZ-KIT Lite Hardware Reference System Architecture System ArchitectureParallel Port ADSP-21364 EZ-KIT Lite Hardware ReferenceDEC DAI Interface Flag Pins SPI InterfaceIO Flag Pins Expansion InterfaceJtag Emulation Port Switch Settings Electret Microphone Select Switch SW6Codec Setup Switch SW7 Switch SettingsSPI Disable Switch SW8 Push Button Enable Switch SW9Boot Mode and Clock Ratio Select Switch SW10 Loop-Back Test Switch SW11 Reset LED LED9 Power LED LED10General Purpose LEDs LED8-1 USB Monitor LED ZLED3Board Reset Push Button SW5 Push Buttons SW1-4Expansion Interface J1-J3 ConnectorsConnectors Headphone Out Jack J6 Audio In RCA Connector J4Audio Out RCA Connector J5 Power Jack J7 Pdif Coax Connectors J8 and J9DAI Header P3 USB Connector ZJ1SPI Header P2 Jtag Header ZP4 ADSP-21364 EZ-KIT Lite Bill of Materials FDC658P ADSP-21364 EZ-KIT Lite Bill Of Materials Vishay CRCW080510K0JNEA Panasonic ERJ-8GEYJ101V Vishay CRCW12061K65FKEA Vishay CRCW080564K9FKEA Vishay CRCW1206100KFKEA ADSP-21364 EZ-KIT Lite Schematic DSP OSC Engineer to Engineer Note EE-68 which can be found at2Mb SramDisconnects Signals from SPI Flash and AD1835 ADC DAC1 DAC2 DAC3 DAC4Right RED AD1835 AudioDAC1 Left DAC2 Left DAC1 Right DAC2 RightDAC3 Left DAC4 Left DAC3 Right DAC4 RightADC Left DAC4 ADC RightOUT Spdif Coax InputCoax Analog SPI Header Expansion Interface Type aHeader Power FDC658PIndex Index Pdif USB

ADSP-21364 specifications

The Analog Devices ADSP-21364 is a high-performance digital signal processor (DSP) specifically designed for demanding applications in audio, industrial, and communications sectors. It is well-regarded for its powerful processing capabilities, extensive connectivity options, and energy efficiency, making it an ideal choice for complex digital signal processing tasks.

One of the standout features of the ADSP-21364 is its dual Harvard architecture, which allows for simultaneous access to program and data memory. This capability significantly improves performance by reducing bottlenecks, enabling faster execution of algorithms. The processor boasts a clock speed of up to 300 MHz, ensuring it can handle a wide range of real-time signal processing tasks.

The ADSP-21364 is equipped with a rich set of on-chip memory resources, including 64KB of program RAM and 64KB of data RAM. This substantial memory allocation enables the storage of intricate algorithms and large datasets, ensuring that high-performance applications can be executed without the need for external memory, thus reducing latency and power consumption.

Another notable feature of this DSP is its advanced multiprocessing capabilities. The processor includes six processing engines, allowing for parallel processing of multiple tasks. This architecture is particularly beneficial for applications that require simultaneous processing of audio signals, such as digital mixing or effects processing, enhancing the overall throughput.

In terms of connectivity, the ADSP-21364 is equipped with a wide range of I/O options, including serial ports, parallel ports, and a high-speed synchronous port. This versatility facilitates seamless integration with other system components, making the processor an excellent choice for embedded systems that rely on external data sources.

The ADSP-21364 also supports various industry-standard digital audio interfaces, such as I2S and TDM, enabling straightforward interfacing with audio codecs and other digital audio devices. Moreover, it features built-in hardware accelerators for efficient filtering, Fast Fourier Transform (FFT), and interpolation tasks, thereby enhancing its ability to handle complex audio signal processing.

On the power consumption front, the ADSP-21364 is designed with energy efficiency in mind. Its architecture allows for low-power operation modes, which are crucial in battery-powered applications where energy conservation is a priority.

In conclusion, the Analog Devices ADSP-21364 DSP is a robust solution for high-performance digital signal processing needs. With its dual Harvard architecture, extensive memory resources, advanced multiprocessing capabilities, versatile connectivity options, and energy-efficient design, it stands out as a premier choice for a variety of applications in the fields of audio processing, telecommunications, and industrial automation.