3.11.1 Northbridge Configuration Sub-Menu
This menu gives options for customizing memory & Hypertransport settings. Select a menu by highlighting it using the Arrow (Ç/È) keys and pressing Enter. The settings are described on the following pages.
|
|
| BIOS Setup Utility |
|
|
|
|
| |||
| Main Advanced | PCI/PnP Boot | Security |
| Chipset | Exit |
| ||||
| NorthBridge Chipset Configuration |
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
| Memory Configuration |
|
|
|
|
|
|
|
|
| |
| ECC Configuration |
|
|
|
|
|
|
|
|
| |
| IOMMU Option Menu |
|
|
|
|
|
|
|
|
| |
| Power Down Control | [Auto] |
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
| Alternate VID | [Auto] |
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
| |
| Memory CLK | :XXX MHz |
|
|
|
|
|
| |||
| CAS latency (Tcl) | :XX |
|
|
| ← → Select Screen |
| ||||
| RAS/CAS Delay (Trcd) | :X CLK |
|
|
|
| |||||
| Min Active RAS (Tras) | :X CLK |
|
|
| ↑↓ Select Item |
| ||||
| Row Precharge Time (Trp) | :X CLK |
|
|
| Enter Go to Sub Screen |
| ||||
| RAS/RAS Delay (Trrd) | :X CLK |
|
|
| F1 | General Help |
| |||
| Row Cycle (Trc) | :XX CLK |
|
|
| F10 | Save and Exit |
| |||
| Asynchronous Latency | :X ns |
|
|
| ESC Exit |
|
| |||
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
| ||
| Feature |
| Option |
|
|
| Description |
|
| ||
| NorthBridge Chipset | Configuration |
|
|
|
|
|
|
|
| |
| Power Down Control |
| Auto |
| Allow DIMMs to enter power down |
| |||||
|
|
| mode by deasserting the clock enable |
| |||||||
|
|
|
|
| |||||||
|
| Disable |
|
| |||||||
|
|
|
| signal when DIMMs are not in use. |
| ||||||
|
|
| Auto |
|
|
|
|
|
|
|
|
|
|
| 0.850V |
|
|
|
|
|
|
|
|
|
|
| 1.050V |
|
|
|
|
|
|
|
|
|
|
| 1.025V |
|
|
|
|
|
|
|
|
|
|
| 1.000V |
| Specify the alternate VID while in low |
| |||||
| Alternate VID |
| 0.975V |
|
| ||||||
|
| 0.950V |
| power status. |
|
|
|
|
| ||
|
|
|
|
|
|
|
|
| |||
|
|
| 0.925V |
|
|
|
|
|
|
|
|
|
|
| 0.900V |
|
|
|
|
|
|
|
|
|
|
| 0.875V |
|
|
|
|
|
|
|
|
|
|
| 0.825V |
|
|
|
|
|
|
|
|
|
|
| 0.800V |
|
|
|
|
|
|
|
|
| Memory CLK |
| Read only |
| It shows the clock frequency of the |
| |||||
|
|
| installed SDRAM. |
|
|
| |||||
|
|
|
|
|
|
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
|
66