Lucent Technologies USS-720 manual USB-to-IEEE1284 Bridge, Control Register Address Bit Symbol

Page 43

Preliminary Data Sheet, Rev. 5

 

 

 

USS-720Instant USB

 

September 1999

 

 

 

 

USB-to-IEEE1284 Bridge

 

 

 

 

 

 

 

 

 

 

 

 

 

 

IEEE 1284 Port (continued)

 

 

 

 

 

 

 

 

Control Register

 

 

 

 

 

 

 

 

 

 

Table 23. Control Register

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Control Register

 

 

 

Address: 2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Bit

 

7

 

 

6

5

4

3

2

1

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Symbol

 

HLH

 

EPP mask

Direction

Int enbl

SelectIn

nInit

AutoFd

 

Strobe

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Access

 

R/W

 

R/W

R/W

R/W

R/W

R/W

R/W

 

R/W

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Default

 

0

 

 

1

0

0

1

1

0

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Bit

 

Symbol

 

 

 

 

Bit Description

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

7

 

HLH

 

Host Logic High. The parallel port HLH signal.

 

 

 

 

 

 

 

 

 

 

 

6

 

EPP mask

 

EPP Time-Out Interrupt Mask. This bit masks the generation of an interrupt upon

 

 

 

 

 

 

time-out of an EPP data or address transfer. Note that in typical host-side parallel port

 

 

 

 

 

 

controller chips, this interrupt condition is grouped with and controlled by the Interrupt

 

 

 

 

 

 

Enable bit in this register; so for exact emulation of typical parallel port hardware, this

 

 

 

 

 

 

bit should always be written with the inverse of the Interrupt Enable bit.

 

 

 

 

 

 

 

 

5

 

Direction

 

Parallel Port Direction. When the Mode field in the Extended Control Register is set

 

 

 

 

 

 

to 001, this bit controls the direction of the parallel port data lines. When set to 0, the

 

 

 

 

 

 

lines are in Output Mode, and when set to 1, they are in Input Mode (see the Data

 

 

 

 

 

 

Register on previous page). This bit also controls the direction of the interface in ECP

 

 

 

 

 

 

Mode (011). It has no effect in Modes 000 or 010 (which are unidirectional only), or

 

 

 

 

 

 

100 (where the direction is uniquely determined by the type of access to the EPP

 

 

 

 

 

 

Registers).

 

 

 

 

 

 

 

 

 

 

 

 

 

 

4

 

Int enbl

 

Interrupt Enable. This bit enables interrupt generation on nAck events. If this bit is

 

 

 

 

 

 

set, interrupt status will be generated on transitions of nAck from low to high (this

 

 

 

 

 

 

status being reflected by the nAck Interrupt bit in the USS-720 Control Register).

 

 

 

 

 

 

 

 

3

 

SelectIn

 

Inverted nSelectIn. An inverted version of the parallel port nSelectIn signal.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2

 

nInit

 

Parallel Port nInit Signal.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1

 

AutoFd

 

Inverted nAutoFd. An inverted version of the parallel port nAutoFd signal.

 

 

 

 

 

 

 

 

 

0

 

Strobe

 

Inverted nStrobe. An inverted version of the parallel port nStrobe signal.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Lucent Technologies Inc.

5-17

Image 43
Contents Information Manual, Rev September IntroductionTable of Contents September USB-to-IEEE Bridge Information Manual, Rev Evaluation Kit for USS-720IOCTL1284 Terminate USS-720 USB Device Driver Preliminary User GuideIOCTLSET1284REGISTER USS-720 USB Port Monitor Application Note Evaluation Kit Contents \SAMPLES Hardware RequirementsGetting Started Instructions OSR2.1 Cable Installation InstructionsWindows 98 Cable Installation Instructions Software UpdatesPlug and Play USB Driver and Port MonitorPort Creation Eeprom Lucent Technologies Inc In-System Design, Inc Lucent Technologies Microelectronics GroupUSB Applications Support September Introduction Evaluation Kit SoftwareUSS-720 Driver Software Object Code License Agreement FebruaryOwnership USS-720 Software Use Agreement FebruaryLicensed Software Furnishing of Licensed SoftwareFebruary Software Use Agreement USS-72004 Confidentiality Warranty and IndemnityAgreement Prevails Nothing ConstruedIntegration PublicityNonassignability AddressesDisputes Applicable LawUSS720.INF USS720.SYSDocumentation USS-720 Software Use Agreement February Application Note, Rev February Software ComponentsPlug and Play Operation PnP Customer-Defined DataPrinter Enumeration USB Hardware Types Supported Power ManagementInstallation Process Operating Systems SupportedPrint Types Supported Printer Types SupportedPreliminary Data Sheet, Rev September FeaturesDescription Table of Contents Pin Information Preliminary Data Sheet, Rev USS-720USB-to-IEEE Parallel Port nAck Signal Active-Low Parallel Port nAutoFd Signal Active-LowParallel Port nSelectIn Signal Active-Low Parallel Port nInit Signal Active-LowDescriptor Locations OverviewUSB Port Device Descriptor, Configurations, and Inter- facesOnboard Device Descriptor USB-to- Ieee 1284 Bridge SeptemberDevice Descriptor Offset Field Size Value Description Configuration Descriptor USB-to- IeeeBulk Out Endpoint Descriptor, I0A0E1 Interface DescriptorsBulk Out Endpoint Descriptor, I0A1E1 September USB-to-IEEE1284 BridgeBulk In Endpoint Descriptor, I0A1E2 Bulk In Endpoint Descriptor, I0A2E2 Bulk Out Endpoint Descriptor, I0A2E1Interrupt Endpoint Descriptor, I0A2E3 Requests PipesStandard Requests Get Port Status Data Bit Description Printer Class-Specific RequestsGET1284REGISTER Vendor-Specific RequestsSET1284REGISTER Register-Based Operation Ieee 1284 PortByte Register Data RegistersGET1284REGISTER Data Byte Register Data Interrupt Pipe Read DataDefault Bit Symbol Bit Description Status Register Address Bit SymbolParallel Port nFault Signal Reserved USB-to-IEEE1284 Bridge Control Register Address Bit SymbolAccess Default Bit Symbol Bit Description Parallel Port nInit SignalUSS-720Instant USB ECP Command Register Address Bit Symbol Access Mode20 Description Extended Control Register Address Bit SymbolUSS-720 Control Register Address Bit Symbol USS-720 Setup Register Address Bit Symbol Interrupts External Crystal Connection External Circuitry RequirementsAbsolute Maximum Ratings Parameter Symbol Min Unit Filter Bypass ModeHigh Drive Mode Self-Powered ModeClklo Clkhi Electrical CharacteristicsParameter Symbol Test Conditions Min Typ Max Unit Capacitance Values Parameter UnitSetup and Hold Input Timing Parameter Timing CharacteristicsOutput Delay Timing Parameter Min Max Unit Device Code Package Comcode Outline DiagramOrdering Information Pin MqfpApplication Note February Description USS ParallelPort Bridging USB to Typical Circuit ShowingLucent Technologies Inc Preliminary User Guide, Rev February Signal DirectionsIOCTL1284 Setmode USB Device Driver InitializationO File Functions Preliminary User Guide, Rev USS-720 FebruaryCreateFile ReadFile Error CodesWriteFile DeviceIoControl CloseHandle Control Code Description O Control CodesParameters IOCTL1284 EcpfwdtorevIOCTL1284ECPREVTOFWD IOCTL1284 Ecpsetchannel IOCTL1284 Setmode Register Mode DescriptionIOCTL1284 Terminate Bulkinpipe IoctlabortpipeValue Description BulkoutpipeIoctlcancelpiperequest IOCTLGET1284REGISTER ALTINTERFACE2 IoctlgetaltsettingALTINTERFACE0 ALTINTERFACE1Ioctlgetcapabilities Ioctlgetconfigurationdescriptor Ioctlgetdevicedescriptor Ioctlgetdeviceinstances Ioctlgetinterface Bit Meaning IoctlgetportstatusCommand Description IOCTLISSUEUSS720COMMANDByte Description IoctlreadinterruptpipeIoctlresetpipe IOCTLSET1284REGISTER Ioctlsetaltsetting Ioctlsoftreset Data Structure O Control Data StructuresDeviceinstanceheader DeviceinstanceREGISTER1284, *PREGISTER1284 REGISTER1284ADVREGISTER1284, *PADVREGISTER1284 ADVREGISTER1284Lucent Technologies Inc USS-720 USB Port Monitor Printer Cable with Instant USB USS-720 Application Note USB Port Monitor FebruaryClick on Enter Library Software Installation InstructionsW98USS720EvalKit2402.zip to download the installation files Application Note JuneSeptember MN99-052CMPR-1 Replaces MN97-061CMPR-04