Cypress STK11C88 Pin Configurations, Write Enable Input, Active LOW. When the chip is enabled

Page 2

STK11C88

Pin Configurations

Figure 1. Pin Diagram - 28-Pin SOIC

$

 



 



 

9&&

 

 

 

 

 

 

 

 

$

 



 



 

 

 

 

 

 

 

 

 

:(

 

 

 

$

 



 



 

$

 

 

 

 

 

$

 

 

 

 



 



 

 

$ 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

$

 



 



 

$ 

 

 

 

 

 

 

 

 

 

 

 

 

$

 



723



 

$

 

 

$

 





 

 

 

 

 

 

 

 

 

 

 

 

 

2(

$

 

 

 

 



 



 

$

 

 

 

 

 

 

$

 



 



 

 

 

 

 

 

 

 

 

 

 

 

&(

 

 

 

$

 



 



 

'4

 

 

 

 

 

 

 

 

'4

 



 



 

'4

 

 

 

 

 

 

'4

 



 



 

 

 

'4

 

 

 

 

 

 

 

 

 

 

'4

 



 



 

'4

 

 

 

 

 

 

966

 



 



 

'4

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Table 1. Pin Definitions - 28-Pin SOIC

Pin Name

Alt

IO Type

Description

A0–A14

 

 

 

 

 

 

 

Input

Address Inputs. Used to select one of the 32,768 bytes of the nvSRAM.

DQ0-DQ7

 

 

 

 

 

 

 

Input or

Bidirectional Data IO lines. Used as input or output lines depending on operation.

 

 

 

 

 

 

 

 

 

 

 

 

 

Output

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Input

Write Enable Input, Active LOW. When the chip is enabled and

 

is LOW, data on the

 

 

 

 

 

 

 

 

 

 

 

 

 

WE

 

WE

W

 

 

 

 

 

 

 

 

 

 

 

 

 

 

IO pins is written to the specific address location.

 

 

 

 

 

 

 

 

 

 

 

Input

Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the

 

 

CE

 

E

 

 

 

 

 

 

 

 

 

 

 

 

 

 

chip.

 

 

 

 

 

 

 

 

 

 

 

 

 

Input

Output Enable, Active LOW. The active LOW

 

input enables the data output buffers

 

 

 

 

 

 

 

 

 

 

 

OE

 

OE

 

G

 

 

 

 

 

 

 

 

 

 

 

 

 

 

during read cycles. Deasserting OE HIGH causes the IO pins to tri-state.

VSS

 

 

 

 

 

 

 

Ground

Ground for the Device. The device is connected to the ground of the system.

VCC

 

 

 

 

 

 

 

Power Supply

Power Supply Inputs to the Device.

Document Number: 001-50591 Rev. **

Page 2 of 15

[+] Feedback

Page 1 Page 3
Image 2
Page 1 Page 3
Contents Functional Description FeaturesLogic Block Diagram Cypress Semiconductor Corporation 198 Champion CourtOutput Enable, Active LOW. The active LOW Pin ConfigurationsWrite Enable Input, Active LOW. When the chip is enabled Power Supply Inputs to the DeviceSram Read Hardware Recall Power UpDevice Operation Sram WriteNoise Considerations Low Average Active PowerHardware Protect Best PracticesRead Sram Output Data 0x03E0 Software STORE/RECALL Mode Selection A13 A00x0E38 Read Sram Output Data Read Sram Output Data 0x303FOperating Range DC Electrical CharacteristicsMaximum Ratings Data Retention and EnduranceThermal Resistance CapacitanceAC Test Conditions Sram Read Cycle AC Switching CharacteristicsSwitching Waveforms Parameter Description 25 ns 45 ns Unit Cypress Alt Min MaxMin Max Parameter Sram Write CycleParameter Description 25 ns 45 ns Unit Cypress Alt Min Store Inhibit or Power Up Recall Parameter Alt Description STK11C88 Unit Min MaxSoftware Controlled STORE/RECALL Cycle Parameter Alt Description 25 ns 45 ns Unit Min MaxPart Numbering Nomenclature STK11C88 N F 25 I TR Ordering InformationPackage Diagrams Pin 300 mil SoicPin 330 mil Soic New data sheet Sales, Solutions and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions Document History
Top Page Image Contents