Cypress CY7C142, CY7C132, CY7C136 manual Pin Plastic Leaded Chip Carrier, Pin Plastic Quad Flatpack

Page 14

CY7C132, CY7C136

CY7C136A, CY7C142, CY7C146

Package Diagrams

Figure 17. 52-Pin Plastic Leaded Chip Carrier, 51-85004

51-85004-*A

Figure 18. 52-Pin Plastic Quad Flatpack, 51-85042

51-85042-**

Document #: 38-06031 Rev. *E

Page 14 of 15

[+] Feedback

Image 14

Contents Functional Description FeaturesLogic Block Diagram Cypress Semiconductor Corporation 198 Champion CourtCom’l/Ind PinoutsSelection Guide Maximum Standby Current Com’l/IndOperating Range Electrical CharacteristicsMaximum Ratings Parameter Description Test Conditions Max Unit Switching CharacteristicsCapacitance Read CycleWrite Cycle Busy/Interrupt TimingWrite Cycle12 7C132-35 7C132-457C146-35 7C146-45 Switching Waveforms Reset Time13Write Cycle No.1 OE Three-States Data I/Os-Either Port 12 Write Cycle No R/W Three-States Data I/Os-Either Port12 CER Valid FirstRight Address Valid First Interrupt Timing Diagrams Left Side Sets IntrTypical DC and AC Characteristics Ordering Information Pin Plastic Leaded Chip Carrier Pin Plastic Quad FlatpackSubmission Orig. Description of Change Date Sales, Solutions, and Legal InformationDocument History