Cypress CY7C146, CY7C132, CY7C136 manual Write Cycle No.1 OE Three-States Data I/Os-Either Port 12

Page 8

CY7C132, CY7C136

CY7C136A, CY7C142, CY7C146

Switching Waveforms (continued)

Figure 6. Read Cycle No. 3 (Read with BUSY Master: CY7C132 and CY7C136/CY7C136A)

 

tRC

ADDRESSR

ADDRESS MATCH

R/WR

tPWE

DINR

VALID

tPS

 

ADDRESSL

ADDRESS MATCH

BUSYL

tBHA

tBLA

tBDD

DOUTL

VALID

 

tDDD

 

tWDD

Figure 7. Write Cycle No.1 (OE Three-States Data I/Os—Either Port) [12, 20]

 

tWC

 

ADDRESS

 

 

tSCE

 

 

CE

 

 

tAW

tPWE

tHA

tSA

 

R/W

 

 

 

tSD

tHD

DATAIN

DATA VALID

 

OE

 

 

tHZOE

HIGH IMPEDANCE

 

DOUT

 

 

 

Note

20.If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of tPWE or tHZWE + tSD to allow the data I/O pins to enter high impedance and for data to be placed on the bus for the required tSD.

Document #: 38-06031 Rev. *E

Page 8 of 15

[+] Feedback

Page 7 Page 9
Image 8
Page 7 Page 9
Contents Features Logic Block DiagramFunctional Description Cypress Semiconductor Corporation 198 Champion CourtPinouts Selection GuideCom’l/Ind Maximum Standby Current Com’l/IndOperating Range Electrical CharacteristicsMaximum Ratings Switching Characteristics CapacitanceParameter Description Test Conditions Max Unit Read CycleWrite Cycle Busy/Interrupt TimingWrite Cycle12 7C132-35 7C132-457C146-35 7C146-45 Switching Waveforms Reset Time13Write Cycle No.1 OE Three-States Data I/Os-Either Port 12 Write Cycle No R/W Three-States Data I/Os-Either Port12 CER Valid FirstRight Address Valid First Interrupt Timing Diagrams Left Side Sets IntrTypical DC and AC Characteristics Ordering Information Pin Plastic Leaded Chip Carrier Pin Plastic Quad FlatpackSubmission Orig. Description of Change Date Sales, Solutions, and Legal InformationDocument History
Top Page Image Contents