Cypress CYS25G0101DX-ATC manual Lated, if this connector is used

Page 7

CYS25G0101DX-ATC Evaluation Board User’s Guide

Table 1. Functional Description of the Connectors (continued)

Jumpers and

Connectors

Name

Description

J5

 

SD

 

This jumperis used to set the SD signal. When open (default), SD signal will bedrivenby the

 

 

 

 

optical module. When 1-2 are shorted, SD is forced to HIGH. When 2-3 are shorted, SD is

 

 

 

 

forced to LOW. Figure 3 shows the orientation of this jumper

 

 

 

 

 

 

J6

 

TEST0

 

This jumper, when shorted, is to enable the Parallel Line Loopback mode.

 

 

 

 

 

 

J7

 

LFI

 

Test Tap for CYS25G0101DX’s LFI (pin 1). Figure 3 shows the orientation of this jumper

 

 

 

 

 

 

J8

 

FIFO_ERR

 

Test Tap for CYS25G0101DX’s LIFO (pin 51). Figure 3 shows the orientation of this jumper

 

 

 

 

 

 

SMA10

 

TXCLKI

 

Optional SMA connector for CYS25G0101DX’s TXCLKI (pin 57). R37 need to be popu-

 

 

 

 

lated, if this connector is used

SMA11

 

RXCLK

 

Optional SMA connector for CYS25G0101DX’s RXCLK (pin 24). C118, R118, R138 and

 

 

 

 

R158 need to be populated and C116, R116, and R136 need to be unpopulated, if

 

 

 

 

this connector is used

SMA12

 

TXCLKO

 

OptionalSMAconnectorforCYS25G0101DX’sTXCLKO(pin79). C119, R119, R139 and

 

 

 

 

R159 need to be populated and C117, R117, and R137 need to be unpopulated, if

 

 

 

 

this connector is used

SMA13

 

IN+

 

SMA connector for CYS25G0101DX’s IN+ (pin 109). This connector is also for the optional

 

 

 

 

optical module interface

 

 

 

 

 

 

SMA14

 

IN-

 

SMA connector for CYS25G0101DX’s IN– (pin 108). This connector is also for the optional

 

 

 

 

optical module interface

 

 

 

 

 

 

SMA15

 

OUT-

 

SMAconnectorforCYS25G0101DX’sOUT–(pin104).Thisconnectorisalsofortheoption-

 

 

 

 

al optical module interface

 

 

 

 

 

 

SMA16

 

OUT+

 

SMAconnectorforCYS25G0101DX’sOUT+(pin103).Thisconnectorisalsofortheoption-

 

 

 

 

al optical module interface

 

 

 

 

 

 

SMA17

 

REFCLKP

 

OptionalSMAconnectorforCYS25G0101DX’sREFCLK+(pin87).Thisconnectorisforus-

 

 

 

 

ing the external reference clock instead of using the “on-board” oscillator (155.52MHz). To

 

 

 

 

use the external reference clock, C400 and C401 (0.01-∝F cap) have to be removed

 

 

 

 

and placed on C402 and C403 positions. Also, The CLKVCC, P2, has to be discon-

 

 

 

 

nected from the power supply

 

 

 

 

 

 

SMA18

 

REFCLKN

 

OptionalSMAconnectorforCYS25G0101DX’sREFCLK+(pin87).Thisconnectorisforus-

 

 

 

 

ing the external reference clock instead of using the “on-board” oscillator (155.52MHz). To

 

 

 

 

use the external reference clock, C400 and C401 (0.01-∝F cap) have to be removed

 

 

 

 

and placed on C402 and C403 positions. Also, The CLKVCC, P2, has to be discon-

 

 

 

 

nected from the power supply

P1

 

GND

 

Power Ground. For external power supply

 

 

 

 

 

 

P2

 

CLKVCC

 

Power supply - +3.3V for the clock oscillator

 

 

 

 

 

 

P3

 

VDDQ

 

Power supply - +3.3V for LVPECL output. +1.5V for HSTL outputs

 

 

 

 

 

 

P4

 

VCC_OPTIC

 

Power supply - +3.3V for the optional optical module

 

 

 

 

 

 

P5

 

VCC

 

Power supply - +3.3V for digital and low-speed I/O function

 

 

 

 

 

 

P6

 

V_Par

 

Power supply - +3.3V for LVPECL output. +1.5V for HSTL outputs

 

 

 

 

 

 

 

 

Table 2. Pin Assignment of J1 Header and Description of J10 Header

 

 

 

 

 

Pin Number

 

Name

I/O Characteristics

Description

 

 

 

 

1

RXD15

HSTL output

Parallel receive data output RXD15. The outputs change following

 

 

 

 

 

RXCLK↓

 

 

 

 

3

RXD14

HSTL output

Parallel receive data output RXD14. The outputs change following

 

 

 

 

 

RXCLK↓

 

 

 

 

 

 

 

 

 

 

 

7

[+] Feedback

Page 6 Page 8
Image 7
Page 6 Page 8
Contents CYS25G0101DX-ATC Evaluation Board User’s Guide Block Diagram of the CYS25G0101DX Reference Clock Block Schematic Diagram Introduction Txclki Refclk CYS25G0101DX Evaluation Board Lated, if this connector is used Pin Assignment of J2 Header and Description of J9 Header Functional Description of DIP Switch 1 SW1 LED LFI GND Fifoerr Rxclk Output Diagnostic Loopback ModeTXD Input Register 5bytePLL Line LoopbackShifter RX CDR PLL Analog Line LoopbackTXD Parallel Line Loopback TEST0 ModeSet-up for Bert Test Testing HookupEquipment Set-up For Eye Diagram Test Set-up for Eye Diagram TestEquipment Set-up For Jitter Test Sonet Jitter Transfer and Jitter Tolerance TestSet-up for Testing the TX PLL in Parallel Line Loopback Mode Eye Diagram Testing Result Jitter Transfer Testing Result Jitter Tolerance Testing Result Schematic Diagram, PCB Layout and BOM Bill of Material Appendix a Schematic Diagrams CYS25G0101DX Evaluation Board Top Level of CYS25G0101DX Evaluation Board Schematic Diagram Parallel Output Block Schematic Diagram Parallel Input Block Schematic Diagram Signals Block Schematic Diagram Power Supply Block Schematic Diagram Control Block Schematic Diagram Reference Clock Block Schematic Diagram CYS25G0101DX-ATC Evaluation Board User’s Guide CYS25G0101DX Evaluation Board PCB Mechanical Drawing CYS25G0101DX Evaluation Board PCB Top Layer Silk Screen CYS25G0101DX Evaluation Board PCB Top Layer Layout CYS25G0101DX Evaluation Board PCB Top Layer Solder Mask CYS25G0101DX Evaluation Board PCB Power Plane Layout CYS25G0101DX Evaluation Board PCB Ground Plane Layout CYS25G0101DX Evaluation Board PCB Bottom Silk Screen CYS25G0101DX Evaluation Board PCB Bottom Layer Layout CYS25G0101DX Evaluation Board PCB Bottom Solder Mask CYS25G0101DX-ATC Evaluation Board User’s Guide CYS25G0101DX Evaluation Board Lvpecl BOM Page 1 CYS25G0101DX Evaluation Board Lvpecl BOM Page 2 CYS25G0101DX Evaluation Board Lvpecl BOM Page 3 CYS25G0101DX Evaluation Board Lvpecl BOM Page 4 CYS25G0101DX-ATC Evaluation Board User’s Guide CYS25G0101DX Evaluation Board Hstl BOM Page 1 CYS25G0101DX Evaluation Board Hstl BOM Page 2 CYS25G0101DX Evaluation Board Hstl BOM Page 3 CYS25G0101DX Evaluation Board Hstl BOM Page 4

CYS25G0101DX-ATC specifications

The Cypress CYS25G0101DX-ATC is a high-performance, 1 Megabit serial NOR Flash memory device designed for a variety of applications, including automotive, industrial, and consumer electronics. This memory solution offers a range of features and technologies that enhance its performance, reliability, and usability, making it a popular choice among engineers and developers.

One of the main features of the CYS25G0101DX-ATC is its compatibility with a variety of serial interfaces, including SPI (Serial Peripheral Interface). This flexibility allows for easy integration into various system designs while ensuring efficient data transfer speeds. The device supports clock frequencies up to 104 MHz, providing faster read and write operations compared to older generation serial Flash memories. Additionally, the architecture allows for the execution of code directly from the Flash, enabling reduced boot times in embedded applications.

The device is built on a robust technology platform that ensures longevity and data retention. With a data retention period of up to 20 years and a minimum of 10,000 program/erase cycles, the CYS25G0101DX-ATC is engineered for demanding applications that require reliability over extended periods. This durability is particularly beneficial in automotive and industrial environments where environmental conditions can be harsher than standard consumer applications.

Furthermore, the CYS25G0101DX-ATC features a range of advanced capabilities, including support for deep power-down modes, which help to conserve energy in battery-powered devices. The low-power consumption design minimizes energy usage while maintaining performance, making it ideal for energy-sensitive applications.

Another noteworthy characteristic of the device is its array of security features. The CYS25G0101DX-ATC includes mechanisms for reading, writing, and erasing protection, ensuring that sensitive data is safeguarded from unauthorized access. This is particularly important for applications that handle confidential information.

In summary, the Cypress CYS25G0101DX-ATC combines high performance, advanced technology, and robust security features in a compact package. With its versatile interface options and energy-efficient design, this serial NOR Flash memory device is well-suited for a diverse range of applications, making it a valuable component for modern electronic systems. As industries continue to shift toward smarter technologies, the CYS25G0101DX-ATC will remain a key player in meeting the demands of next-generation products.
Top Page Image Contents