CYV15G0101EQ
Table 1. Pin Descriptions - CYV15G0101EQ Single Channel Cable Equalizer
| Name | IO Characteristics | Signal Description | ||||||||||||||
| Control Signals |
|
|
|
|
|
|
|
|
|
|
| |||||
|
|
|
| ||||||||||||||
| CLI | Analog Output | Cable Length Indicator. CLI provides an analog voltage proportional to the equalized cable | ||||||||||||||
|
|
|
|
|
|
|
| length. CLI works at both | |||||||||
|
|
|
|
|
|
| LVTTL IO | Carrier Detect or Mute Indicator. | |||||||||
| CD/MUTE | ||||||||||||||||
|
|
|
|
|
|
|
| Output: | |||||||||
|
|
|
|
|
|
|
| When the incoming data stream is present and the cable length does not exceed that set by | |||||||||
|
|
|
|
|
|
|
| MCLADJ, the CD/MUTE outputs a voltage less than 0.8V. | |||||||||
|
|
|
|
|
|
|
| When the incoming data stream is not present or the cable length exceeds that set by | |||||||||
|
|
|
|
|
|
|
| MCLADJ, the CD/MUTE outputs a voltage greater than 2.8V. | |||||||||
|
|
|
|
|
|
|
| Input: | |||||||||
|
|
|
|
|
|
|
| When the |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| CD/MUTE pin is set LOW, the equalizer’s differential serial outputs are not muted. | |||||||||
|
|
|
|
|
|
|
| When the |
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
| CD/MUTE pin is set HIGH, the equalizer’s differential serial outputs are muted. | |||||||||
| MCLADJ | Analog Input | Maximum Cable Length Adjust. The maximum equalized cable length is set by the voltage | ||||||||||||||
|
|
|
|
|
|
|
| applied to the MCLADJ input. When the maximum cable length set by MCLADJ is reached, | |||||||||
|
|
|
|
|
|
|
| CD is driven high and the differential output is muted. | |||||||||
|
|
|
|
|
|
|
| If MCLADJ functionality is not needed, this pin should be left floating or tied to ground to | |||||||||
|
|
|
|
|
|
|
| allow maximum equalized cable length. | |||||||||
|
|
|
|
|
|
|
| MCLADJ works at both SD and HD data rates. | |||||||||
|
|
|
| ||||||||||||||
| BYPASS | LVTTL Input | Equalizer Bypass. When BYPASS is set HIGH, the signal presented at the equalizer’s | ||||||||||||||
|
|
|
|
|
|
|
| differential serial inputs (SDI, SDI) is routed to the equalizer’s differential serial outputs | |||||||||
|
|
|
|
|
|
|
| (SDO, SDO) without performing equalization. | |||||||||
|
|
|
|
|
|
|
| When BYPASS is set LOW, the incoming video data stream is equalized and presented at | |||||||||
|
|
|
|
|
|
|
| the equalizer‘s serial differential outputs (SDO, | SDO) | . | |||||||
|
|
|
|
|
|
|
| In equalizer bypass mode, |
|
|
|
| |||||
|
|
|
|
|
|
|
| CD/MUTE is not functional. | |||||||||
| AGC± | Analog | Automatic Gain Control. Place a capacitor of 1 μF between the AGC± pins. | ||||||||||||||
|
|
|
|
|
|
| |||||||||||
| SDO, |
|
|
| Differential | Differential Serial Outputs. The equalized serial video data stream is presented at the | |||||||||||
| SDO | ||||||||||||||||
|
|
|
|
|
|
| Output | SDO/SDO differential serial CML output. | |||||||||
| SDI, |
|
|
| Differential |
|
|
|
|
|
|
| accepts either a | ||||
| SDI | Differential Serial Inputs. SDI/SDI | |||||||||||||||
|
|
|
|
|
|
| Input | data stream over 75Ω coaxial cable. | |||||||||
| Power |
|
|
|
|
|
|
|
|
|
|
| |||||
VCC
GND
Power | +3.3V Power. |
Gnd | Connect to Ground. |
|
|
Document Number: | Page 3 of 10 |
[+] Feedback